Guy Bois

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
25EEL. Moss, Maxime de Nanclas, Luc Filion, S. Fontaine, Guy Bois, M. Aboulhamid: Seamless hardware/software performance co-monitoring in a codesign simulation environment with RTOS support. DATE 2007: 876-881
24EEMohamed H. Zaki, Ghiath Al Sammane, Sofiène Tahar, Guy Bois: Combining Symbolic Simulation and Interval Arithmetic for the Verification of AMS Designs. FMCAD 2007: 207-215
23 Mohamed H. Zaki, Sofiène Tahar, Guy Bois: Qualitative Abstraction based Verification for Analog Circuits. ISoLA 2007: 147-158
2006
22EEMohamed H. Zaki, Sofiène Tahar, Guy Bois: A practical approach for monitoring analog circuits. ACM Great Lakes Symposium on VLSI 2006: 330-335
21EEAlena Tsikhanovich, Frédéric Rousseau, El Mostapha Aboulhamid, Guy Bois: Transaction Level Modeling in Hardware/Software System Design using .Net Framework. CCECE 2006: 140-143
20EEJérôme Chevalier, Maxime de Nanclas, Luc Filion, Olivier Benny, Mathieu Rondonneau, Guy Bois, El Mostapha Aboulhamid: A SystemC Refinement Methodology for Embedded Software. IEEE Design & Test of Computers 23(2): 148-158 (2006)
2005
19EEAlena Tsikhanovich, El Mostapha Aboulhamid, Guy Bois: A Methodology for Hw/Sw Specification and Simulation at Multiple Levels of Abstraction. IWSOC 2005: 24-29
18EEJean-Francois Thibeault, Mortimer Hubin, Francois Deslauriers, Patrick Samson, Guy Bois: A Reprogrammable SoC Design for a Real-Time Control Application. MSE 2005: 73-74
2004
17EED. Quinn, Bruno Lavigueur, Guy Bois, El Mostapha Aboulhamid: A System Level Exploration Platform and Methodology for Network Applications Based on Configurable Processors. DATE 2004: 364-371
16EEJames Lapalme, El Mostapha Aboulhamid, Gabriela Nicolescu, Luc Charest, François R. Boyer, J. P. David, Guy Bois: .NET Framework - A Solution for the Next Generation Tools for System-Level Modeling and Simulation. DATE 2004: 732-733
15EELuc Charest, El Mostapha Aboulhamid, Guy Bois: Using Design Patterns for Type Unification and Introspection in SystemC. IWSOC 2004: 45-50
14EES. Regimbal, Yvon Savaria, Guy Bois: Verification Strategy Determination Using Dependence Analysis of Transaction-Level Models. IWSOC 2004: 87-92
13EEJames Lapalme, El Mostapha Aboulhamid, Gabriela Nicolescu, Luc Charest, François R. Boyer, J. P. David, Guy Bois: ESys.Net: a new solution for embedded systems modeling and simulation. LCTES 2004: 107-114
2003
12EEMarc Bertola, Guy Bois: A methodology for the design of AHB bus master wrappers. DSD 2003: 90-97
11EES. Regimbal, Jean-Francois Lemire, Yvon Savaria, Guy Bois, El Mostapha Aboulhamid, A. Baron: Automating Functional Coverage Analysis Based on an Executable Specification. IWSOC 2003: 228-234
10EEMarc Bertola, Guy Bois: Teaching Bus Architectures with a Basic, Hands-On SOC Platform. MSE 2003: 68-
2001
9EELuc Charest, Michel Reid, El Mostapha Aboulhamid, Guy Bois: A methodology for interfacing open source systemC with a third party software. DATE 2001: 16
8EEMohamed Nekili, Yvon Savaria, Guy Bois: Minimizing process-induced skew using delay tuning. ISCAS (4) 2001: 426-429
1999
7EEB. Le Chapelain, A. Mechain, Yvon Savaria, Guy Bois: Development of a high performance TSPC library for implementation of large digital building blocks. ISCAS (1) 1999: 443-446
6EEB. Bosi, Guy Bois, Yvon Savaria: Reconfigurable pipelined 2-D convolvers for fast digital signal processing. IEEE Trans. VLSI Syst. 7(3): 299-308 (1999)
1998
5EEManoucher Shaditalab, Guy Bois, Mohamad Sawan: Self Sorting Radix_2 FFT on FPGA using Parallel Pipelined Distributed Arithmetic Blocks. FCCM 1998: 337-338
4EEMohamed Nekili, Yvon Savaria, Guy Bois: Design of Clock Distribution Networks in Presence of Process Variations. Great Lakes Symposium on VLSI 1998: 95-102
1997
3EEMohamed Nekili, Guy Bois, Yvon Savaria: Pipelined H-trees for high-speed clocking of large integrated systems in presence of process variations. IEEE Trans. VLSI Syst. 5(2): 161-174 (1997)
1996
2EEGuy Bois, Eduard Cerny: Efficient generation of diagonal constraints for 2-D mask compaction. IEEE Trans. on CAD of Integrated Circuits and Systems 15(9): 1119-1126 (1996)
1994
1 Mohamed Nekili, Yvon Savaria, Guy Bois: A Fast Low-Power Driver for Long Interconnections in VLSI Systems. ISCAS 1994: 343-346

Coauthor Index

1El Mostapha Aboulhamid [9] [11] [13] [15] [16] [17] [19] [20] [21]
2M. Aboulhamid [25]
3A. Baron [11]
4Olivier Benny [20]
5Marc Bertola [10] [12]
6B. Bosi [6]
7François R. Boyer [13] [16]
8Eduard Cerny [2]
9B. Le Chapelain [7]
10Luc Charest [9] [13] [15] [16]
11Jérôme Chevalier [20]
12J. P. David [13] [16]
13Francois Deslauriers [18]
14Luc Filion [20] [25]
15S. Fontaine [25]
16Mortimer Hubin [18]
17James Lapalme [13] [16]
18Bruno Lavigueur [17]
19Jean-Francois Lemire [11]
20A. Mechain [7]
21L. Moss [25]
22Maxime de Nanclas [20] [25]
23Mohamed Nekili [1] [3] [4] [8]
24Gabriela Nicolescu [13] [16]
25D. Quinn [17]
26S. Regimbal [11] [14]
27Michel Reid [9]
28Mathieu Rondonneau [20]
29Frédéric Rousseau [21]
30Ghiath Al Sammane [24]
31Patrick Samson [18]
32Yvon Savaria [1] [3] [4] [6] [7] [8] [11] [14]
33Mohamad Sawan [5]
34Manoucher Shaditalab [5]
35Sofiène Tahar [22] [23] [24]
36Jean-Francois Thibeault [18]
37Alena Tsikhanovich [19] [21]
38Mohamed H. Zaki [22] [23] [24]

Colors in the list of coauthors

Copyright © Fri Oct 3 18:41:27 2008 by Michael Ley (ley@uni-trier.de)