APPT 2009:
Rapperswil, Switzerland
Yong Dou, Ralf Gruber, Josef M. Joller (Eds.):
Advanced Parallel Processing Technologies, 8th International Symposium, APPT 2009, Rapperswil, Switzerland, August 24-25, 2009, Proceedings.
Lecture Notes in Computer Science 5737 Springer 2009, ISBN 978-3-642-03643-9 
Architecture
- Liqiang He, Cha Narisu:
A Fast Scheme to Investigate Thermal-Aware Scheduling Policy for Multicore Processors.
1-10
- Alberto Ros, Manuel E. Acacio, José M. García:
Dealing with Traffic-Area Trade-Off in Direct Coherence Protocols for Many-Core CMPs.
11-27
- Jinglei Wang, Dongsheng Wang, Yibo Xue, Haixia Wang:
An Efficient Lightweight Shared Cache Design for Chip Multiprocessors.
28-40
- Xi Zhang, Dongsheng Wang, Yibo Xue, Haixia Wang, Jinglei Wang:
A Novel Cache Organization for Tiled Chip Multiprocessor.
41-53
- Gang Wang, Du Chen, Jian Chen, Jianliang Ma, Tianzhou Chen:
A Performance Model for Run-Time Reconfigurable Hardware Accelerator.
54-66
- Degui Feng, Guanjun Jiang, Tiefei Zhang, Wei Hu, Tianzhou Chen, Mingteng Cao:
SPMTM: A Novel ScratchPad Memory Based Hybrid Nested Transactional Memory Framework.
67-81
- Jinbo Xu, Yong Dou, YuXing Tang, Xiaodong Wang:
Implementation of Rotation Invariant Multi-View Face Detection on FPGA.
82-94
- Deze Zeng, Minyi Guo, Song Guo, Mianxiong Dong, Hai Jin:
The Design and Evaluation of a Selective Way Based Trace Cache.
95-109
- Jie Zhou, Yong Dou, Jianxun Zhao, Fei Xia, Yuanwu Lei, Yuxing Tang:
A Fine-Grained Pipelined Implementation for Large-Scale Matrix Inversion on FPGA.
110-122
- Guanjun Jiang, Degui Feng, Liangliang Tong, Lingxiang Xiang, Chao Wang, Tianzhou Chen:
L1 Collective Cache: Managing Shared Data for Chip Multiprocessors.
123-133
Graphical Processing Unit
- Pavel Emeliyanenko:
Efficient Multiplication of Polynomials on Graphics Hardware.
134-149
- Anguo Ma, Jing Cai, Yu Cheng, Xiaoqiang Ni, Yuxing Tang, Zuocheng Xing:
Performance Optimization Strategies of High Performance Computing on GPU.
150-164
- Xiaohua Shi, Chuang Li, Xu Wang, Kang Li:
A Practical Approach of Curved Ray Prestack Kirchhoff Time Migration on GPGPU.
165-176
- Han Wan, Xiaopeng Gao, Xiang Long, Zhiqiang Wang:
GCSim: A GPU-Based Trace-Driven Simulator for Multi-level Cache.
177-190
- Chengkun Wu, Jianping Yin, Zhiping Cai, En Zhu, Jieren Cheng:
A Hybrid Parallel Signature Matching Model for Network Security Applications Using SIMD GPU.
191-204
Grid
- Kai Lu, Wanqing Chi, Yongpeng Liu, Hongwei Tang:
HPVZ: A High Performance Virtual Computing Environment for Super Computers.
205-219
- Yufeng Guo, Xuejun Yang, Li Luo, Qiong Li, Lu Liu:
High Performance Support of Lustre over Customized HSNI for HPC.
220-229
- Jan Meizner, Maciej Malawski, Eryk Ciepiela, Marek Kasztelnik, Daniel Harezlak, Piotr Nowakowski, Dariusz Król, Tomasz Gubala, Wlodzimierz Funika, Marian Bubak, Tomasz Mikolajczyk, Pawel Plaszczak, Krzysztof Wilk, Matthias Assel:
ViroLab Security and Virtual Organization Infrastructure.
230-245
- Junfeng He, Hui Wang, Ningwu He, Zhigang Sun, Zhenghu Gong:
E2EDSM: An Edge-to-Edge Data Service Model for Mass Streaming Media Transmission.
246-258
Grid Scheduling
Mobile Applications
Parallel Applications
- Christoph Bosshard, Roland Bouffanais, Christian Clémençon, Michel O. Deville, Nicolas Fiétier, Ralf Gruber, Sohrab Kehtari, Vincent Keller, Jonas Latt:
Computational Performance of a Parallelized Three-Dimensional High-Order Spectral Element Toolbox.
323-329
- Tao Liu, Zhenzhou Ji, Qing Wang, Dali Xiao, Shuyan Zhang:
Research on Evaluation of Parallelization on an Embedded Multicore Platform.
330-340
- Yang Liu, Xiaohong Jiang, Huajun Chen, Jun Ma, Xiangyu Zhang:
MapReduce-Based Pattern Finding Algorithm Applied in Motif Detection for Prescription Compatibility Network.
341-355
- N. Mellet, W. A. Cooper:
Parallelization of the LEMan Code with MPI and OpenMP.
356-362
- Yamin Li, Shietung Peng, Wanming Chu:
The Recursive Dual-Net and Its Applications.
363-374
- Gudula Rünger, Michael Schwind:
Parallelization Strategies for Mixed Regular-Irregular Applications on Multicore-Systems.
375-388
- Asadollah Shahbahrami, Ben H. H. Juurlink:
Performance Improvement of Multimedia Kernels by Alleviating Overhead Instructions on SIMD Devices.
389-407
- Joar Sohl, Jian Wang, Dake Liu:
Large Matrix Multiplication on a Novel Heterogeneous Parallel DSP Architecture.
408-419
- Yoshiyuki Yamashita, Masato Tsuru:
Implementing Fast Packet Filters by Software Pipelining on x86 Processors.
420-435
Parallel Libraries
Performance
Last update Wed May 22 00:33:45 2013
CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
