ASPLOS-V, 1992: Boston, Massachusetts

Barry Flahive, Richard L. Wexelblat (Eds.): ASPLOS-V Proceedings - Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, Boston, Massachusetts, USA, October 12-15, 1992. ACM Press 1992, ISBN 0-89791-534-8

SIGARCH Computer Architecture News 20(Special Issue October 1992), SIGOPS Operating System Review 26(Special Issue October 1992), and SIGPLAN Notices 27(9)

File Systems

• Michael Burrows, Charles Jerian, Butler W. Lampson, Timothy Mann:
  On-Line Data Compression in a Log-Structured File System. 2-9
  
• Mary Baker, Satoshi Asami, Etienne Deprit, John K. Ousterhout, Margo I. Seltzer:
  Non-Volatile Memory for Fast, Reliable File Systems. 10-22
  
• Mark Holland, Garth A. Gibson:
  Parity Declustering for Continuous Operation in Redundant Disk Arrays. 23-35
  

Software and Hardware for Prefetching

• Anne Rogers, Kai Li:
  Software Support for Speculative Loads. 38-50
  
• Tien-Fu Chen, Jean-Loup Baer:
  Reducing Memory Latency via Non-blocking and Prefetching Caches. 51-61
  
• Todd C. Mowry, Monica S. Lam, Anoop Gupta:
  Design and Evaluation of a Compiler Algorithm for Prefetching. 62-73
  

Branch Prediction

• Shien-Tai Pan, Kimming So, Joseph T. Rahmeh:
  Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation. 76-84
  
• Joseph A. Fisher, Stefan M. Freudenberger:
  Predicting Conditional Branch Directions From Previous Runs of a Program. 85-95
  

Networks and Communications

• Thomas E. Anderson, Susan S. Owicki, James B. Saxe, Charles P. Thacker:
  High Speed Switch Scheduling for Local Area Networks. 98-110, (long version: TOCS 11(4): 319-352)
  
• Dana S. Henry, Christopher F. Joerg:
  A Tightly-Coupled Processor-Network Interface. 111-122
  

Caches and Memory Management

• Bob Wheeler, Brian N. Bershad:
  Consistency Management for Virtually Indexed Caches. 124-136
  
• Tzi-cker Chiueh, Randy H. Katz:
  Eliminating the Address Translation Bottleneck for Physical Address Cache. 137-148
  
• Jack E. Veenstra, Robert J. Fowler:
  A Performance Evaluation of Optimal Hybrid Cache Coherency Protocols. 149-160
  

Architecture and Operating Systems

• Josep Torrellas, Anoop Gupta, John L. Hennessy:
  Characterizing the Caching and Synchronization Performance of a Multiprocessor Operating System. 162-174
  
• Eric J. Koldinger, Jeffrey S. Chase, Susan J. Eggers:
  Architectural Support for Single Address Space Operating Systems. 175-186
  
• Kieran Harty, David R. Cheriton:
  Application-Controlled Physical Memory using External Page-Cache Management. 187-197
  

Miscellaneous Topics

• Robert Wahbe:
  Efficient Data Breakpoints. 200-212
  
• Kristy Andrews, Duane Sand:
  Migrating a CISC Computer Family onto RISC via Object Code Translation. 213-222
  
• Brian N. Bershad, David D. Redell, John R. Ellis:
  Fast Mutual Exclusion for Uniprocessors. 223-233
  

Superscalars

• Scott A. Mahlke, William Y. Chen, Wen-mei W. Hwu, B. Ramakrishna Rau, Michael S. Schlansker:
  Sentinel Scheduling for VLIW and Superscalar Processors. 238-247, (long version: TOCS 11(4): 376-408)
  
• Michael D. Smith, Mark Horowitz, Monica S. Lam:
  Efficient Superscalar Performance Through Boosting. 248-259
  

Multiprocessors: Hardware and Software

• Mark D. Hill, James R. Larus, Steven K. Reinhardt, David A. Wood:
  Cooperative Shared Memory: Software and Hardware Support for Scalable Multiprocesors. 262-273, (long version: TOCS 11(4): 300-318 (1993))
  
• John Kubiatowicz, David Chaiken, Anant Agarwal:
  Closing the Window of Vulnerability in Multiphase Memory Transactions. 274-284
  
• Wei Li, Keshav Pingali:
  Access Normalization: Loop Restructuring for NUMA Compilers. 285-295, (long version: TOCS 11(4): 353-375)
  

Last update Mon May 20 06:21:29 2013 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page