CASES 2008: Atlanta, GA, USA

Resiliency

• Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason A. Blome, Scott A. Mahlke:
  StageNetSlice: a reconfigurable microarchitecture building block for resilient CMP systems. 1-10
  
• Chengmo Yang, Alex Orailoglu:
  A light-weight cache-based fault detection and checkpointing scheme for MPSoCs enabling relaxed execution synchronization. 11-20
  
• Margaret Martonosi:
  ZebraNet and beyond: applications and systems support for mobile, dynamic networks. 21
  

Compiler hardware interaction

• Ajay Nair, Roman L. Lysecky:
  Non-intrusive dynamic application profiler for detailed loop execution characterization. 23-30
  
• Christophe Dubach, Timothy M. Jones, Michael F. P. O'Boyle:
  Exploring and predicting the architecture/optimising compiler co-design space. 31-40
  

Reconfigurable computing

• Amir Hormati, Manjunath Kudlur, Scott A. Mahlke, David F. Bacon, Rodric M. Rabbah:
  Optimus: efficient realization of streaming applications on FPGAs. 41-50
  
• Paolo Bonzini, Giovanni Ansaloni, Laura Pozzi:
  Compiling custom instructions onto expression-grained reconfigurable architectures. 51-60
  
• Peter Yiannacouras, J. Gregory Steffan, Jonathan Rose:
  VESPA: portable, scalable, and flexible FPGA-based vector processors. 61-70
  
• Chen Huang, Frank Vahid:
  Dynamic coprocessor management for FPGA-enhanced compute platforms. 71-78
  
• Bill Athas:
  Power on demand for mobile computing devices. 79
  

Multiprocessors

• Oreste Villa, Gianluca Palermo, Cristina Silvano:
  Efficiency and scalability of barrier synchronization on NoC based many-core architectures. 81-90
  
• Wolfgang Puffitsch:
  Decoupled root scanning in multi-processor systems. 91-98
  
• Alastair D. Reid, Krisztián Flautner, Edmund Grimley-Evans, Yuan Lin:
  SoC-C: efficient programming abstractions for heterogeneous multicore systems on chip. 95-104
  

Caching and its impact

• José Baiocchi, Bruce R. Childers, Jack W. Davidson, Jason Hiser:
  Reducing pressure in bounded DBT code caches. 109-118
  
• Yu Sun, Wei Zhang:
  Efficient code caching to improve performance and energy consumption for java applications. 119-126
  
• Walter Binder, Alex Villazón, Martin Schoeberl, Philippe Moret:
  Cache-aware cross-profiling for java processors. 127-136
  
• Ben Lickly, Isaac Liu, Sungjun Kim, Hiren D. Patel, Stephen A. Edwards, Edward A. Lee:
  Predictable programming on a precision timed architecture. 137-146
  

Compilers

• Florent Bouchez, Alain Darte, Fabrice Rastello:
  Advanced conservative and optimistic register coalescing. 147-156
  
• Mohammad Ali Ghodrat, Tony Givargis, Alex Nicolau:
  Control flow optimization in loops using interval analysis. 157-166
  
• Hoseok Chang, Wonyong Sung:
  Efficient vectorization of SIMD programs with non-aligned and irregular data access hardware. 167-176
  
• Partha Biswas, Girish Venkataramani:
  Comprehensive isomorphic subtree enumeration. 177-186
  

Power, reconfigurability, and simulation

• Lakshmi N. Chakrapani, Kirthi Krishna Muntimadugu, Lingamneni Avinash, Jason George, Krishna V. Palem:
  Highly energy and performance efficient embedded computing through approximately correct arithmetic: a mathematical foundation and preliminary experimental validation. 187-196
  
• Houman Homayoun, Mohammad A. Makhzan, Alexander V. Veidenbaum:
  Multiple sleep mode leakage control for cache peripheral circuits in embedded processors. 197-206
  
• Seyed Hosein Attarzadeh Niaki, Alessandro Cevrero, Philip Brisk, Chrysostomos Nicopoulos, Frank K. Gürkaynak, Yusuf Leblebici, Paolo Ienne:
  Design space exploration for field programmable compressor trees. 207-216
  
• Melhem Tawk, Khaled Z. Ibrahim, Smaïl Niar:
  Multi-granularity sampling for simulating concurrent heterogeneous applications. 217-226
  

Energy, power, and security

• Yousra Alkabani, Farinaz Koushanfar:
  Active control and digital rights management of integrated circuit IP cores. 227-234
  
• Michael B. Henry, Syed Imtiaz Haider, Leyla Nazhandali:
  A low-power parallel design of discrete wavelet transform using subthreshold voltage technology. 235-244
  
• Mohammed G. Khatib, Pieter H. Hartel:
  Power management of MEMS-based storage devices for mobile systems. 245-254
  
• Jerry Hom, Ulrich Kremer:
  Execution context optimization for disk energy. 255-264
  

Last update Fri May 24 00:36:22 2013 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page