26. FTCS 1996

Panel: Availability of Commercial Parallel Systems

• Jen-Yao Chung, Nicholas S. Bowen, Mei-Chen Hsueh, Ravishankar K. Iyer, Mitsuhiro Kishimoto, Luiz A. Laranjeira: Availability of Commercial Parallel Systems. 2-4

Distributed Systems

• John M. Rushby:
  Reconfiguration and Transient Recovery in State Machine Architectures. 6-15
  
• Dhiraj K. Pradhan, P. Krishna, Nitin H. Vaidya:
  Recoverable Mobile Environment: Design and Trade-Off Analysis. 16-25
  
• Yair Amir, Avishai Wool:
  Evaluating Quorum Systems over the Internet. 26-35
  

Testing

• Noriyoshi Itazaki, Yasutaka Idomoto, Kozo Kinoshita:
  A Fault Simulation Method for Crosstalk Faults in Synchronous Sequential Circuits. 38-43
  
• Lama Nachman, Kewal K. Saluja, Shambhu J. Upadhyaya, Robert Reuse:
  Random Pattern Testing for Sequential Circuits Revisited. 44-52
  
• Irith Pomeranz, Sudhakar M. Reddy:
  Dynamic Test Compaction for Synchronous Sequential Circuits using Static Compaction Techniques. 53-61
  

File Systems

• Nadine Peyrouze, Gilles Muller:
  FT-NFS: An Efficient Fault-Tolerant NFS Server Designed for Off-the-Shelf Workstations. 64-73
  
• Shinji Sumimoto:
  Design and Evaluation of Fault-Tolerant Shared File System for Cluster Systems. 74-83
  

Diagnosis

• Nobuhiro Yanagida, Hiroshi Takahashi, Yuzo Takamatsu:
  Multiple Fault Diagnosis in Sequential Circuits Using Sensitizing Sequence Pairs. 86-95
  
• Vamsi Boppana, Ismed Hartanto, W. Kent Fuchs:
  Fault Diagnosis Using State Information. 96-103
  

Evaluation

• Karama Kanoun, Marie Borrel, Thierry Morteveille, Alain Peytavin:
  Modeling the Dependability of CAUTRA, a Subset of the French Air Traffic Control System. 106-115
  
• Muhammad A. Qureshi, William H. Sanders:
  A New Methodology for Calculating Distributions of Reward Accumulated During a Finite Interval. 116-125
  

On-Line Checking

• Guevara Noubir, Berthe Y. Choueiry:
  Algebraic Techniques for the Optimization of Control Flow Checking. 128-137
  
• Christophe Rabéjac, Jean-Paul Blanquart, Jean-Pierre Queille:
  Executable Assertions and Timed Traces for On-Line Software Error Detection. 138-147
  

Panel: Dependability of Railway Control Systems

• Jean Arlat, Nobuyasu Kanekawa, Arturo M. Amendola, Jean-Luis Dufour, Yuji Hirao, Joseph A. Profeta III: Dependability of Railway Control Systems. 150-155

Group Communication

• Klaus Echtle, Asif Masum:
  A Multiple Bus Broadcast Protocol Resilient to Non-Cooperative Byzantine Faults. 158-167
  
• Rachid Guerraoui, André Schiper:
  Consensus Service: A Modular Approach for Building Agreement Protocols in Distributed Systems. 168-177
  
• Flaviu Cristian:
  Group, Majority, and Strict Agreement in Timed Asynchronous Distributed Systems. 178-187
  

Coding

• Tepparit Ritthongpitak, Masato Kitakami, Eiji Fujiwara:
  Optimal Two-Level Unequal Error Control Codes for Computer Systems. 190-199
  
• C. L. Chen:
  Symbol Error Correctin Codes for Memory Applications. 200-207
  
• Venkatesh Akella, Nitin H. Vaidya, G. Robert Redinbo:
  Limitations of VLSI Implementation of Delay-Insensitive Codes. 208-217
  

Verification and Testing

• Zhiming Liu, Mathai Joseph:
  Verification of Fault Tolerance and Real Time. 220-229
  
• Q. M. Tan, Alexandre Petrenko, Gregor von Bochmann:
  A Framework for Conformance Testing of Systems Communicating through Rendezvous. 230-238
  

Design

• Roy A. Maxion, Philip A. Syme:
  Mitigating Operator-Induced Unavailability by Matching Imprecise Queries. 240-249
  
• J. Hamilton Slye, E. N. Elnozahy:
  Supporting Nondeterministic Execution in Fault-Tolerant Systems. 250-259
  

Networks

• Feng Bao, Yoshihide Igarashi:
  Reliable Broadcasting in Product Networks with Byzantine Faults. 262-271
  
• Nihar R. Mahapatra, Shantanu Dutt:
  Hardware-Efficient and Highly-Reconfigurable 4- and 2-Track: Fault-Tolerant Designs for Mesh-Connected Multicomputers. 272-281
  
• Myung M. Bae, Bella Bose:
  Spare Processor Allocation for Fault Tolerance in Torus-Based Multicomputers. 282-291
  

Experiment and Analysis

• Michael F. Buckley, Daniel P. Siewiorek:
  A Comparative Analysis of Event Tupling Schemes. 294-303
  
• Jörgen Christmansson, Ram Chillarege:
  Generation of Error Set that Emulates Software Faults Based on Field Data. 304-313
  
• Timothy K. Tsai, Ravishankar K. Iyer, Doug Jewitt:
  An Approach towards Benchmarking of Fault-Tolerant Commercial Systems. 314-323
  

Self-Checking

• Naoki Wakita, Ken-ich Takagi, Yoshihiro Iwadare:
  The Design of Totally Self-Checking Checkers for Classes of Hadamard Codes. 326-335
  
• Ganesh Lakshminarayana, Anand Raghunathan, Niraj K. Jha:
  Behavioral Synthesis of Fault Secure Controller?Datapaths using Aliasing Probability Analysis. 336-345
  

Practical Experience Reports I

• Inhwan Lee, Gilbert Pitt, Ravishankar K. Iyer:
  Efficient Service of Rediscovered Software Problems. 348-352
  
• S. Ayache, Eric Conquet, Philippe Humbert, Carlos Rodriguez, Joseph Sifakis, R. Gerlich:
  Formal Methods for the Validation of Fault Tolerance in Autonomous Spacecraft. 353-357
  

Parallelization

• Amber Roy-Chowdhury, Prithviraj Banerjee:
  Compiler-Assisted Generation of Error-Detecting Parallel Programs. 360-369
  
• Tzi-cker Chiueh, Peitao Deng:
  Evaluation of Checkpoint Mechanisms for Massively Parallel Machines. 370-379
  

Practical Experience Reports II

• Jean-Luis Dega:
  The Redundancy Mechanisms of the Ariane 5 Operational Control Center. 382-386
  
• B. Acevedo, L. Bahler, E. N. Elnozahy, V. Ratan, M. E. Segal:
  Highly Available Directory Services in DCE. 387-391
  

Fault Injection

• Mário Zenha Rela, Henrique Madeira, João Gabriel Silva:
  Experimental Evaluation of the Fail-Silent Behaviour in Programs with Consistency Checks. 394-403
  
• Scott Dawson, Farnam Jahanian, Todd Mitton, Teck-Lee Tung:
  Testing of Fault-Tolerant and Real-Time Distributed Systems via Protocol Fault Injektion. 404-414
  
• João Gabriel Silva, Joao Carreira, Henrique Madeira, Diamantino Costa, Francisco Moreira:
  Experimental Assessment of Parallel Systems. 415-424
  

Practical Experience Reports III

• Nobuyasu Kanekawa, Makoto Nohmi, Yoshimichi Satoh, Hiroshi Satoh:
  Self-Checking and Fail-Safe LSIs by Intra-Chip Redundancy. 426-430
  
• Kyoya Kawamura, Takashi Matsubara, Yoshiaki Koga:
  Technologies for Designing Dependable A/D Converters. 431-435
  
• Rolf Johansson:
  Two Error-Detecting and Correcting Circuits for Space Applications. 436-439
  

Last update Wed May 22 04:40:12 2013 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page