6th Great Lakes Symposium on VLSI (GLS-VLSI '96), March 22-23, 1996, Ames, IA, USA.
IEEE Computer Society 1996
High-level Synthesis and Special Purpose Architecture I
Circuit Design and FPGA Architecture II
Physical Design I
High-level Synthesis and Special Purpose Architecture II
Physical Design II
Synthesis and Verification I
Special Session on Issues in Performance Driven Layout
Low Power Design
Physical Design III
High-level Synthesis and Special Purpose Architecture III
Circuit Design II
- José G. Delgado-Frias, Jabulani Nyathi, Chester L. Miller, Douglas H. Summerville:
A VLSI Interconnection Network Router Using a D-CAM with Hidden Refresh.
- L. Desormeaux, Valek Szwarc, J. Lodge:
A High-Speed, Real-to-Quadrature Converter with Filtering and Decimation.
- Maher E. Rizkalla, Richard L. Aldridge, Nadeem A. Khan, Harry C. Gundrum:
A CMOS VLSI Implementation of an NxN Multiplexing Circuitry for ATM Applications.
- Jai-Sop Hyun, Kwang Sub Yoon:
A 3V-50MHz Analog CMOS Current-Mode High Frequency Filter with a Negative Resistance Load.
Synthesis and Verification II
Last update Fri May 24 18:55:49 2013
CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page