18. HiPC 2011:
Bengaluru, India
18th International Conference on High Performance Computing, HiPC 2011, Bengaluru, India, December 18-21, 2011.
IEEE 2011, ISBN 978-1-4577-1951-6
GPU and Many-core Simulations
Best Papers
Storage and I/O
- Alberto Miranda, Sascha Effert, Yangwook Kang, Ethan L. Miller, André Brinkmann, Toni Cortes:
Reliable and randomized data distribution strategies for large scale storage systems.
1-10

- Kui Gao, Chen Jin, Alok N. Choudhary, Wei-keng Liao:
Supporting computational data model representation with high-performance I/O in parallel netCDF.
1-10

- Andrew Foulks, R. Daniel Bergeron:
A multiresolution data model for improving simulation I/O performance.
1-10

- Franck Cappello, Mathias Jacquelin, Loris Marchal, Yves Robert, Marc Snir:
Comparing archival policies for Blue Waters.
1-10

- Michael Cardosa, Piyush Narang, Abhishek Chandra, Himabindu Pucha, Aameek Singh:
STEAMEngine: Driving MapReduce provisioning in the cloud.
1-10

GPU Algorithms
Parallel Programming and Frameworks
- Xin Huo, Vignesh T. Ravi, Gagan Agrawal:
Porting irregular reductions on heterogeneous CPU-GPU configurations.
1-10

- Rui Wang, Erlin Yao, Mingyu Chen, Guangming Tan, Pavan Balaji, Darius Buntinas:
Building algorithmically nonstop fault tolerant MPI programs.
1-9

- Antonio J. Dios, Rafael Asenjo, Angeles G. Navarro, Francisco Corbera, Emilio L. Zapata:
High-level template for the task-based parallel wavefront pattern.
1-10

- José Duato, Antonio J. Peña, Federico Silla, Juan Carlos Fernández, Rafael Mayo, Enrique S. Quintana-Ortí:
Enabling CUDA acceleration within virtual machines using rCUDA.
1-10

Scheduling
- Johanne Cohen, Daniel Cordeiro, Denis Trystram, Frédéric Wagner:
Coordination mechanisms for selfish multi-organization scheduling.
1-9

- Venkatesan T. Chakaravarthy, Sambuddha Roy, Yogish Sabharwal, Neha Sengupta:
Maximizing throughput of jobs with multiple resource requirements.
1-9

- Vivek Kale, Abhinav Bhatele, William D. Gropp:
Weighted locality-sensitive scheduling for mitigating noise on multi-core clusters.
1-10

- Tabitha K. Samuel, Troy Baer, R. Glenn Brook, Matthew Ezell, Patricia A. Kovatch:
Scheduling diverse high performance computing systems with the goal of maximizing utilization.
1-6

- Vignesh T. Ravi, Gagan Agrawal:
A dynamic scheduling framework for emerging heterogeneous systems.
1-10

Large Scale Parallel and Distributed Algorithms
- Kalyan S. Perumalla, Alfred J. Park, Vinod Tipparaju:
GVT algorithms and discrete event dynamics on 129K+ processor cores.
1-11

- Ahmet Erdem Sariyüce, Erik Saule, Ümit V. Çatalyürek:
Improving graph coloring on distributed-memory parallel computers.
1-10

- Ligang He, Chenlin Huang, Kenli Li, Hao Chen, Jianhua Sun, Bo Gao, Kewei Duan, Stephen A. Jarvis:
Modelling and analyzing the authorization and execution of video workflows.
1-10

- Juan M. Tirado, Daniel Higuero, Florin Isaila, Jesús Carretero:
Multi-model prediction for enhancing content locality in elastic server infrastructures.
1-9

High Performance Communication
- Holger Fröning, Alexander Giese, Héctor Montaner, Federico Silla, José Duato:
Highly scalable barriers for future high-performance computing clusters.
1-10

- Zahra Abbasi, Tridib Mukherjee, Georgios Varsamopoulos, Sandeep K. S. Gupta:
Dynamic hosting management of web based applications over clouds.
1-10

- Francisco Triviño, Francisco José Alfaro, José L. Sánchez, José Flich:
A fast centralized computation routing algorithm for self-configuring NoC systems.
1-10

- Fangzhou Jiao, Nilesh Mahajan, Jeremiah Willcock, Arun Chauhan, Andrew Lumsdaine:
Partial globalization of partitioned address spaces for zero-copy communication with shared memory.
1-10

Multithreading
- Miao Luo, Jithin Jose, Sayantan Sur, Dhabaleswar K. Panda:
Multi-threaded UPC runtime with network endpoints: Design alternatives and evaluation on multi-core architectures.
1-10

- Salman Khan, Nikolas Ioannou, Polychronis Xekalakis, Marcelo Cintra:
Increasing the energy efficiency of TLS systems using intermediate checkpointing.
1-10

- Márcio Bastos Castro, Luís Fabrício Wanderley Góes, Christiane Pousa Ribeiro, Murray Cole, Marcelo Cintra, Jean-François Méhaut:
A machine learning-based approach for thread mapping on transactional memory applications.
1-10

- Álvaro García-Yágüez, Diego R. Llanos Ferraris, Arturo González-Escribano:
Robust thread-level speculation.
1-11

Memory and Tiling
- Javier Lira, Carlos Molina, David Brooks, Antonio González:
Implementing a hybrid SRAM / eDRAM NUCA architecture.
1-10

- Jinglei Wang, Dongsheng Wang, Haixia Wang, Yibo Xue:
High performance cache block replication using re-reference probability in CMPs.
1-10

- Karthik Elangovan, Ivan Rodero, Manish Parashar, Francesc Guim, Isaac Hernandez:
Adaptive memory power management techniques for HPC workloads.
1-11

- Sanket Tavarageri, Louis-Noël Pouchet, J. Ramanujam, Atanas Rountev, P. Sadayappan:
Dynamic selection of tile sizes.
1-10

Last update Fri May 24 02:38:43 2013
CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page