HiPEAC 2007: Ghent, Belgium

Koen De Bosschere, David R. Kaeli, Per Stenström, David B. Whalley, Theo Ungerer (Eds.): High Performance Embedded Architectures and Compilers, Second International Conference, HiPEAC 2007, Ghent, Belgium, January 28-30, 2007, Proceedings. Lecture Notes in Computer Science 4367 Springer 2007, ISBN 978-3-540-69337-6

Invited Program

Thomas M. Conte:
Keynote: Insight, Not (Random) Numbers: An Embedded Perspective. 3

Vijay Nagarajan, Rajiv Gupta, Arvind Krishnaswamy:
Compiler-Assisted Memory Encryption for Embedded Processors. 7-22
Major Bhadauria, Sally A. McKee, Karan Singh, Gary S. Tyson:
Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems. 23-37
Georgios Keramidas, Polychronis Xekalakis, Stefanos Kaxiras:
Applying Decay to Reduce Dynamic Power in Set-Associative Caches. 38-53

Jun Yan, Wei Zhang:
Virtual Registers: Reducing Register Pressure Without Enlarging the Register File. 57-70
Weihaw Chuang, Satish Narayanasamy, Brad Calder, Ranjit Jhala:
Bounds Checking with Taint-Based Analysis. 71-86
Apala Guha, Kim M. Hazelwood, Mary Lou Soffa:
Reducing Exit Stub Memory Consumption in Code Caches. 87-101

Chang-Ching Yeh, Kuei-Chung Chang, Tien-Fu Chen, Chingwei Yeh:
Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling. 105-119
Hans Vandierendonck, André Seznec:
Fetch Gating Control Through Speculative Instruction Window Weighting. 120-135
Sonia López, Steve Dropsho, David H. Albonesi, Oscar Garnica, Juan Lanchares:
Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches. 136-150

Simon Kluyskens, Lieven Eeckhout:
Branch History Matching: Branch Predictor Warmup for Sampled Simulation. 153-167
Phillip Stanley-Marbell, Diana Marculescu:
Sunflower : Full-System, Embedded Microarchitecture Evaluation. 168-182
Chunling Hu, Daniel A. Jiménez, Ulrich Kremer:
Efficient Program Power Behavior Characterization. 183-197

Paolo D'Alberto, Markus Püschel, Franz Franchetti:
Performance/Energy Optimization of DSP Transforms on the XScale Processor. 201-214
Klaas L. Hofstra, Sabih H. Gerez:
Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms. 215-226
Lixia Liu, Xiao-Feng Li, Michael K. Chen, Roy Dz-Ching Ju:
A Throughput-Driven Task Creation and Mapping for Network Processors. 227-241

Grigori Fursin, John Cavazos, Michael F. P. O'Boyle, Olivier Temam:
MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization. 245-260
Johnny Huynh, José Nelson Amaral, Paul Berube, Sid Ahmed Ali Touati:
Evaluation of Offset Assignment Heuristics. 261-275
Mazen A. R. Saghir, Mohamad El-Majzoub, Patrick Akl:
Customizing the Datapath and ISA of Soft VLIW Processors. 276-290
I-Wei Wu, Shih-Chia Huang, Chung-Ping Chung, Jean Jyh-Jiun Shann:
Instruction Set Extension Generation with Considering Physical Constraints. 291-305

Last update Sat May 25 02:59:34 2013 CET by the DBLP Team —

Data released under the ODC-BY 1.0 license — See also our legal information page