3. HPCA 1997: San Antonio, Texas, USA

Keynote Speech: Gigabit Networking Technology for Multimedia and High Performance Computing Applications

Novel Memory Architecture

• Liuxi Yang, Josep Torrellas:
  Speeding up the Memory Hierarchy in Flat COMA Multiprocessors. 4-13
  
• Fredrik Dahlgren, Anders Landin:
  Reducing the Replacement Overhead in Bus-Based COMA Multiprocessors. 14-23
  
• Andrew Wolfe, Jason Fritts, Santanu Dutta, Edil S. Tavares Fernandes:
  Datapath Design for a VLIW Video Signal Processor. 24-35
  

Routing and Networks

• Xin Yuan, Rami G. Melhem, Rajiv Gupta:
  Distributed Path Reservation Algorithms for Multiplexed All-Optical Interconnection Networks. 38-47
  
• Ram Kesavan, Kiran Bondalapati, Dhabaleswar K. Panda:
  Multicast on Irregular Switch-Based Networks with Wormhole Routing. 48-57
  
• Govindan Ravindran, Michael Stumm:
  A Performance Comparison of Hierarchical Ring- and Mesh-Connected Multiprocessor Networks. 58-69
  

ILP and Branch Handling

• Vijay S. Pai, Parthasarathy Ranganathan, Sarita V. Adve:
  The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology. 72-83
  
• David I. August, Daniel A. Connors, John C. Gyllenhaal, Wen-mei W. Hwu:
  Architectural Support for Compiler-Synthesized Dynamic Branch Prediction Strategies: Rationale and Initial Results. 84-93
  
• Steven Wallace, Nader Bagherzadeh:
  Multiple Branch and Block Prediction. 94-103
  

Efficient Communications

• Kai Hwang, Choming Wang, Cho-Li Wang:
  Evaluating MPI Collective Communication on the SP2, T3D, and Paragon Multicomputers. 106-115
  
• Beng-Hong Lim, Philip Heidelberger, Pratap Pattnaik, Marc Snir:
  Message Proxies for Efficient, Protected Communication on SMP Clusters. 116-127
  
• Babak Falsafi, David A. Wood:
  Scheduling Communication on a SMP Node Parallel Machine. 128-138
  

Panel Session: Shared-Memory Multiprocessors: Hardware or Software Support?

Keynote Speech: How I Learned to Stop Worrying and Love Shared Memory?

Memory Systems

• Kevin Skadron, Douglas W. Clark:
  Design Issues and Tradeoffs for Write Buffers. 144-155
  
• Bruce L. Jacob, Trevor N. Mudge:
  Software-Managed Address Translation. 156-167
  
• Thomas Stricker, Thomas R. Gross:
  Global Address Space, Non-Uniform Bandwidth: A Memory System Performance Characterization of Parallel Systems. 168-179
  

Communication-Efficient Cache Architectures

• Xiaohan Qin, Jean-Loup Baer:
  On the Use and Performance of Explicit Communication Primitives in Cache-Coherent Multiprocessor Systems. 182-193
  
• Anand Sivasubramaniam:
  Reducing the Communication Overhead of Dynamic Applications on Shared Memory Multiprocessors. 194-203
  
• Hazim Abdel-Shafi, Jonathan Hall, Sarita V. Adve, Vikram S. Adve:
  An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors. 204-215
  

High-Performance Processors

• Quinn Jacobson, Steve Bennett, Nikhil Sharma, James E. Smith:
  Control Flow Speculation in Multiscalar Processors. 218-229
  
• Kenneth J. Janik, Shih-Lien Lu, Michael F. Miller:
  Advances of the Counterflow Pipeline Microarchitecture. 230-236
  
• Roger Espasa, Mateo Valero:
  Multithreaded Vector Architectures. 237-248
  

Shared-Memory Multiprocessors

• Pedro Trancoso, Josep-Lluis Larriba-Pey, Zheng Zhang, Josep Torrellas:
  The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors. 250-260
  
• Cristiana Amza, Alan L. Cox, Sandhya Dwarkadas, Willy Zwaenepoel:
  Software DSM Protocols that Adapt between Single Writer and Multiple Writer. 261-271
  
• Zheng Zhang, Josep Torrellas:
  Reducing Remote Conflict Misses: NUMA with Remote Cache versus COMA. 272-281
  

Panel Session: Computer Architecture Research for a New Century: To Do or Not To Do?

Keynote Speech: Exploiting Parallelism for Media Processing

Performance Evaluation and Characterization

• Dileep Bhandarkar, Jianxun Jason Ding:
  Performance Characterization of the Pentium(r) Pro Processor. 288-299
  
• Derek B. Noonburg, John Paul Shen:
  A Framework for Statistical Modeling of Superscalar Processor Performance. 298-309
  
• Sucheta Chodnekar, Viji Srinivasan, Aniruddha S. Vaidya, Anand Sivasubramaniam, Chita R. Das:
  Towards a Communication Characterization Methodology for Parallel Applications. 310-319
  

Network Interface

• Evangelos P. Markatos, Manolis Katevenis:
  User-Level DMA without Operating System Kernel Modification. 322-331
  
• Matt Welsh, Anindya Basu, Thorsten von Eicken:
  ATM and Fast Ethernet Network Interfaces for User-Level Communication. 332-342
  
• Binh Vien Dao, Sudhakar Yalamanchili, José Duato:
  Architectural Support for Reducing Communication Overhead in Multiprocessor Interconnection Networks. 343-352
  

Last update Sun May 19 22:24:50 2013 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page