26. ISCA 1999: Atlanta, Georgia, USA

• Rajeev Barua, Walter Lee, Saman P. Amarasinghe, Anant Agarwal:
  Maps: A Compiler-Managed Memory System for Raw Machines. 4-15
  
• Sriram Vajapeyam, P. J. Joseph, Tulika Mitra:
  Dynamic Vectorization: A Mechanism for Exploiting Far-Flung ILP in Ordinary Programs. 16-27
  
• Seth Copen Goldstein, Herman Schmit, Matthew Moe, Mihai Budiu, Srihari Cadambi, R. Reed Taylor, Ronald Laufer:
  PipeRench: A Coprocessor for Streaming multimedia Acceleration. 28-39
  
• Adi Yoaz, Mattan Erez, Ronny Ronen, Stéphan Jourdan:
  Speculation Techniques for Improving Load Related Instruction Scheduling. 42-53
  
• Michael Bekerman, Stéphan Jourdan, Ronny Ronen, Gilad Kirshenboim, Lihu Rappoport, Adi Yoaz, Uri C. Weiser:
  Correlated Load-Address Predictors. 54-63
  
• Brad Calder, Glenn Reinman, Dean M. Tullsen:
  Selective Value Prediction. 64-74
  
• Xiaogang Qiu, Michel Dubois:
  Tolerating Late Memory Traps in ILP Processors. 76-87
  
• Chi-Keung Luk, Todd C. Mowry:
  Memory Forwarding: Enabling Aggressive Layout Optimizations by Guaranteeing the Safety of Data Relocation. 88-99
  
• Sangyeun Cho, Pen-Chung Yew, Gyungho Lee:
  Decoupling Local Variable Accesses in a Wide-Issue Superscalar Processor. 100-110
  
• Amir Roth, Gurindar S. Sohi:
  Effective Jump-Pointer Prefetching for Linked Data Structures. 111-121
  
• Parthasarathy Ranganathan, Sarita V. Adve, Norman P. Jouppi:
  Performance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions. 124-135
  
• Matthew C. Merten, Andrew R. Trick, Christopher N. George, John C. Gyllenhaal, Wen-mei W. Hwu:
  A Hardware-Driven Profiling Scheme for Identifying Program Hot Spots to Support Runtime Optimization. 136-147
  
• Xiaowei Shen, Arvind, Larry Rudolph:
  Commit-Reconcile & Fences (CRF): A New Memory Model for Architects and Compiler Writers. 150-161
  
• Chris Gniady, Babak Falsafi, T. N. Vijaykumar:
  Is SC + ILP=RC? 162-171
  
• An-Chow Lai, Babak Falsafi:
  Memory Sharing Predictor: The Key to a Speculative Coherent DSM. 172-183
  
• Robert S. Chappell, Jared Stark, Sangwook P. Kim, Steven K. Reinhardt, Yale N. Patt:
  Simultaneous Subordinate Microthreading (SSMT). 186-195
  
• Bryan Black, Bohuslav Rychlik, John Paul Shen:
  The Block-Based Trace Cache. 196-207
  
• David I. August, John W. Sias, Jean-Michel Puiatti, Scott A. Mahlke, Daniel A. Connors, Kevin M. Crozier, Wen-mei W. Hwu:
  The Program Decision Logic Approach to Predicated Execution. 208-219
  
• Vinodh Cuppu, Bruce L. Jacob, Brian Davis, Trevor N. Mudge:
  A Performance Comparison of Contemporary DRAM Architectures. 222-233
  
• Glenn Reinman, Todd M. Austin, Brad Calder:
  A Scalable Front-End Architecture for Fast Instruction Delivery. 234-245
  
• Seongwoo Kim, Arun K. Somani:
  Area Efficient Architectures for Information Integrity in Cache Memories. 246-255
  
• Tarun Nakra, Rajiv Gupta, Mary Lou Soffa:
  Value Prediction in VLIW Machines. 258-269
  
• Dean M. Tullsen, John S. Seng:
  Storageless Value Prediction Using Prior Register Values. 270-279
  
• Angelos Bilas, Cheng Liao, Jaswinder Pal Singh:
  Using Network Interface Support to Avoid Asynchronous Protocol Processing in Shared Virtual Memory Systems. 282-293
  
• E. Ender Bilir, Ross M. Dickson, Ying Hu, Manoj Plakal, Daniel J. Sorin, Mark D. Hill, David A. Wood:
  Multicast Snooping: A New Coherence Method Using a Multicast Address Network. 294-304
  
• Dongming Jiang, Jaswinder Pal Singh:
  Scaling Application Performance on a Cache-Coherent Multiprocessors. 305-316
  

Last update Wed May 23 00:59:42 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page