ISPASS 2010: White Plains, NY, USA

Keynote I

• Nick Mitchell:
  The big pileup. 1
  

Interactive Workloads

• Alex Skaletsky, Tevi Devor, Nadav Chachmon, Robert S. Cohn, Kim M. Hazelwood, Vladimir Vladimirov, Moshe Bach:
  Dynamic program analysis of Microsoft Windows applications. 2-12
  
• Andrea Adamoli, Milan Jovic, Matthias Hauswirth:
  LagAlyzer: A latency profile analysis and visualization tool. 13-22
  
• Dmitrijs Zaparanuks, Matthias Hauswirth:
  Characterizing the design and performance of interactive java applications. 23-32
  

Performance Modeling Methodologies

• Karthik Ganesan, Jungho Jo, Lizy K. John:
  Synthesizing memory-level parallelism aware miniature clones for SPEC CPU2006 and ImplantBench workloads. 33-44
  
• Veerle Desmet, Sylvain Girbal, Olivier Temam:
  ArchExplorer.org: A methodology for facilitating a fair Comparison of research ideas. 45-54
  
• David Eklov, Erik Hagersten:
  StatStack: Efficient modeling of LRU caches. 55-65
  

Memory in Multicores

• Anirban Mandal, Rob Fowler, Allan Porterfield:
  Modeling memory concurrency for multi-socket multi-core systems. 66-75
  
• Chi Xu, Xi Chen, Robert P. Dick, Zhuoqing Morley Mao:
  Cache contention and application performance prediction for multi-core systems. 76-86
  
• Collin McCurdy, Jeffrey S. Vetter:
  Memphis: Finding and fixing NUMA-related performance problems on multi-core platforms. 87-96
  
• Donald E. Porter, Emmett Witchel:
  Understanding transactional memory performance. 97-108
  

Poster Session

• Jean-Charles Tournier, Martin Naef:
  Influences of SIMD architectures for scattered data interpolation algorithm. 109-110
  
• David W. Nellans, Kshitij Sudan, Rajeev Balasubramonian, Erik Brunvand:
  Hardware prediction of OS run-length for fine-grained resource customization. 111-112
  
• Parijat Dube, Michael Tsao, Dan E. Poff, Li Zhang, Alan Bivens:
  Program behavior characterization in large memory systems. 113-114
  
• Vladimir Subotic, Jesús Labarta, Mateo Valero:
  Simulation environment for studying overlap of communication and computation. 115-116
  
• Yan Cui, Yu Chen, Yuanchun Shi, Qingbo Wu:
  Scalability comparison of commodity operating systems on multi-cores. 117-118
  
• Paul J. Drongowski, Lei Yu, Frank Swehosky, Suravee Suthikulpanit, Robert Richter:
  Incorporating Instruction-Based Sampling into AMD CodeAnalyst. 119-120
  

Keynote II

• David Shaw:
  Using special-purpose hardware to achieve a hundred-fold speedup in molecular dynamics simulations of proteins. 121
  

Performance Analysis in Servers and Datacenters

• Jeffrey Shafer, Scott Rixner, Alan L. Cox:
  The Hadoop distributed filesystem: Balancing portability and performance. 122-133
  
• Yan Cui, Yu Chen, Yuanchun Shi:
  Scaling OLTP applications on commodity multi-core platforms. 134-143
  
• Ryan E. Grant, Pavan Balaji, Ahmad Afsahi:
  A study of hardware assisted IP over InfiniBand and its impact on enterprise data center performance. 144-153
  
• Jianmin Chen, Zhuo Huang, Feiqi Su, Jih-Kwon Peir, Jeff Ho, Lu Peng:
  Weak execution ordering - exploiting iterative methods on many-core GPUs. 154-163
  

Tools

• Aaron Ariel, Wilson W. L. Fung, Andrew E. Turner, Tor M. Aamodt:
  Visualizing complex dynamics in many-core accelerator architectures. 164-174
  
• Michael Laurenzano, Mustafa M. Tikir, Laura Carrington, Allan Snavely:
  PEBIL: Efficient static binary instrumentation for Linux. 175-183
  
• Alexei Alexandrov, Douglas Armstrong, Hrabri Rajic, Michael Voss, Donald Hayes:
  High-level performance modeling of task-based algorithms. 184-193
  
• Simone Secchi, Paolo Meloni, Luigi Raffo:
  Exploiting FPGAs for technology-aware system-level evaluation of multi-core architectures. 194-202
  

Microarchitecture Analysis

• Harold W. Cain, Priya Nagpurkar:
  Runahead execution vs. conventional data prefetching in the IBM POWER6 microprocessor. 203-212
  
• Celal Ozturk, Resit Sendag:
  An analysis of hard to predict branches. 213-222
  
• Nikolas Ladas, Yiannakis Sazeides, Veerle Desmet:
  Performance-effective operation below Vcc-min. 223-234
  
• Henry Wong, Misel-Myrto Papadopoulou, Maryam Sadooghi-Alvandi, Andreas Moshovos:
  Demystifying GPU microarchitecture through microbenchmarking. 235-246
  

Last update Tue May 21 17:32:06 2013 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page