MTDT 2001: San Jose, CA, USA

Memory Design

Memory BIST

Redundancy and Error Control

Fault Models and Multi-Port SRAM Testing

Verification and Test