Shu-Hsuan Chou Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChi-Neng Wen, Shu-Hsuan Chou, Tien-Fu Chen, Alan Peisheng Su: NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core. DAC 2009: 148-153
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShu-Hsuan Chou, Chien-Chih Chen, Chi-Neng Wen, Yi-Chao Chan, Tien-Fu Chen, Chao-Ching Wang, Jinn-Shyan Wang: No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips. DAC 2009: 587-592
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShu-Hsuan Chou, Chi-Neng Wen, Yan-Ling Liu, Tien-Fu Chen: VeriC: A semi-hardware description language to bridge the gap between ESL design and RTL models. ISQED 2009: 535-540
2007
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJui-Chin Chu, Wei-Chun Ku, Shu-Hsuan Chou, Tien-Fu Chen, Jiun-In Guo: An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model. DAC 2007: 652-657
2006
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWei-Chun Ku, Shu-Hsuan Chou, Jui-Chin Chu, Chih-Heng Kang, Tien-Fu Chen, Jiun-In Guo: Collaborative Multithreading: An Open Scalable Processor Architecture for Embedded Multimedia Applications. ICME 2006: 25-28

Coauthor Index

1Yi-Chao Chan [4]
2Chien-Chih Chen [4]
3Tien-Fu Chen [1] [2] [3] [4] [5]
4Jui-Chin Chu [1] [2]
5Jiun-In Guo [1] [2]
6Chih-Heng Kang [1]
7Wei-Chun Ku [1] [2]
8Yan-Ling Liu [3]
9Alan Peisheng Su [5]
10Chao-Ching Wang [4]
11Jinn-Shyan Wang [4]
12Chi-Neng Wen [3] [4] [5]

Copyright © Fri Dec 11 16:01:56 2009 by Michael Ley (ley@uni-trier.de)