Hritam Dutta Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFrank Hannig, Hritam Dutta, Jürgen Teich: Parallelization Approaches for Hardware Accelerators - Loop Unrolling Versus Loop Partitioning. ARCS 2009: 16-27
18Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHritam Dutta, Frank Hannig, Jürgen Teich: Performance Matching of Hardware Acceleration Engines for Heterogeneous MPSoC Using Modular Performance Analysis. ARCS 2009: 233-245
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHritam Dutta, Jiali Zhai, Frank Hannig, Jürgen Teich: Impact of Loop Tiling on the Controller Logic of Acceleration Engines. ASAP 2009: 161-168
16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRichard Membarth, Philipp Kutzer, Hritam Dutta, Frank Hannig, Jürgen Teich: Acceleration of Multiresolution Imaging Algorithms: A Comparative Study. ASAP 2009: 211-214
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJoachim Keinert, Hritam Dutta, Frank Hannig, Christian Haubelt, Jürgen Teich: Model-based synthesis and optimization of static multi-rate image processing algorithms. DATE 2009: 135-140
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRichard Membarth, Frank Hannig, Hritam Dutta, Jürgen Teich: Efficient Mapping of Multiresolution Image Filtering Algorithms on Graphics Processors. SAMOS 2009: 277-288
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHritam Dutta, Dmitrij Kissler, Frank Hannig, Alexey Kupriyanov, Jürgen Teich, Bernard Pottier: A holistic approach for tightly coupled reconfigurable parallel processors. Microprocessors and Microsystems - Embedded Hardware Design 33(1): 53-62 (2009)
2008
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFrank Hannig, Holger Ruckdeschel, Hritam Dutta, Jürgen Teich: PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive Applications. ARC 2008: 284-289
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSven Eisenhardt, Thomas Schweizer, Julio A. de Oliveira Filho, Tobias Oppold, Wolfgang Rosenstiel, Alexander Thomas, Jürgen Becker, Frank Hannig, Dmitrij Kissler, Hritam Dutta, Jürgen Teich, Heiko Hinkelmann, Peter Zipf, Manfred Glesner: Coarse-grained reconfiguration. FPL 2008: 349
2007
10no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJürgen Teich, Frank Hannig, Holger Ruckdeschel, Hritam Dutta, Dmitrij Kissler, Andrej Stravet: A Unified Retargetable Design Methodology for Dedicated and Re-Programmable Multiprocessor Arrays: Case Study and Quantitative Evaluation. ERSA 2007: 14-24
9no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHritam Dutta, Frank Hannig, Alexey Kupriyanov, Dmitrij Kissler, Jürgen Teich, Rainer Schaffer, Sebastian Siegel, Renate Merker, Bernard Pottier: Massively Parallel Processor Architectures: A Co-design Approach. ReCoSoC 2007: 61-68
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHritam Dutta, Frank Hannig, Holger Ruckdeschel, Jürgen Teich: Efficient control generation for mapping nested loop programs onto processor arrays. Journal of Systems Architecture 53(5-6): 300-309 (2007)
2006
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHritam Dutta, Frank Hannig, Jürgen Teich: Controller Synthesis for Mapping Partitioned Programs on Array Architectures. ARCS 2006: 176-190
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHritam Dutta, Frank Hannig, Jürgen Teich, Benno Heigl, Heinz Hornegger: A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing. ASAP 2006: 331-340
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHritam Dutta, Frank Hannig, Jürgen Teich: Hierarchical Partitioning for Piecewise Linear Algorithms. PARELEC 2006: 153-160
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFrank Hannig, Hritam Dutta, Jürgen Teich: Mapping a class of dependence algorithms to coarse-grained reconfigurable arrays: architectural parameters and methodology. IJES 2(1/2): 114-127 (2006)
2005
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFrank Hannig, Hritam Dutta, Alexey Kupriyanov, Jürgen Teich, Rainer Schaffer, Sebastian Siegel, Renate Merker, Ronan Keryell, Bernard Pottier, Daniel Chillet, Daniel Menard, Olivier Sentieys: Co-Design of Massively Parallel Embedded Processor Architectures. ReCoSoC 2005: 27-34
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHolger Ruckdeschel, Hritam Dutta, Frank Hannig, Jürgen Teich: Automatic FIR Filter Generation for FPGAs. SAMOS 2005: 51-61
2004
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFrank Hannig, Hritam Dutta, Jürgen Teich: Mapping of Regular Nested Loop Programs to Coarse-Grained Reconfigurable Arrays - Constraints and Methodology. IPDPS 2004

Coauthor Index

1Jürgen Becker [11]
2Daniel Chillet [3]
3Sven Eisenhardt [11]
4Julio A. de Oliveira Filho [11]
5Manfred Glesner [11]
6Frank Hannig [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19]
7Christian Haubelt [15]
8Benno Heigl [6]
9Heiko Hinkelmann [11]
10Heinz Hornegger [6]
11Joachim Keinert [15]
12Ronan Keryell [3]
13Dmitrij Kissler [9] [10] [11] [13]
14Alexey Kupriyanov [3] [9] [13]
15Philipp Kutzer [16]
16Richard Membarth [14] [16]
17Daniel Menard [3]
18Renate Merker [3] [9]
19Tobias Oppold [11]
20Bernard Pottier [3] [9] [13]
21Wolfgang Rosenstiel [11]
22Holger Ruckdeschel [2] [8] [10] [12]
23Rainer Schaffer [3] [9]
24Thomas Schweizer [11]
25Olivier Sentieys [3]
26Sebastian Siegel [3] [9]
27Andrej Stravet [10]
28Jürgen Teich [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19]
29Alexander Thomas [11]
30Jiali Zhai [17]
31Peter Zipf [11]

Copyright © Tue Nov 24 16:13:34 2009 by Michael Ley (ley@uni-trier.de)