Josef Fleischmann Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2000
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNorbert Fröhlich, Volker Gloeckel, Josef Fleischmann: A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level. DATE 2000: 679-
1999
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosef Fleischmann, Klaus Buchenrieder, Rainer Kress: Java Driven Codesign and Prototyping of Networked Embedded Systems. DAC 1999: 794-797
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosef Fleischmann, Klaus Buchenrieder, Rainer Kress: Codesign of Embedded Systems Based on Java and Reconfigurable Hardware Components. DATE 1999: 768-769
5no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosef Fleischmann, Klaus Buchenrieder: Prototyping Networked Embedded Systems. IEEE Computer 32(2): 116-119 (1999)
1998
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosef Fleischmann, Klaus Buchenrieder, Rainer Kress: A hardware/software prototyping environment for dynamically reconfigurable embedded systems. CODES 1998: 105-109
1997
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosef Fleischmann, Rolf Schlagenhaft, Martin Peller, Norbert Fröhlich: OLIVIA: Objectoriented Logicsimulation Implementing the VITAL Standard. Great Lakes Symposium on VLSI 1997: 51-
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNorbert Fröhlich, Rolf Schlagenhaft, Andreas Ganz, Josef Fleischmann: Object Orientation in Time Warp Simulation. PDPTA 1997: 1015-1023
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNorbert Fröhlich, Rolf Schlagenhaft, Josef Fleischmann: A New Approach for Partitioning VLSI Circuits on Transistor Level. Workshop on Parallel and Distributed Simulation 1997: 64-67

Coauthor Index

1Klaus Buchenrieder [4] [5] [6] [7]
2Norbert Fröhlich [1] [2] [3] [8]
3Andreas Ganz [2]
4Volker Gloeckel (Volker Glöckel) [8]
5Rainer Kress [4] [6] [7]
6Martin Peller [3]
7Rolf Schlagenhaft [1] [2] [3]

Colors in the list of coauthors

Copyright © Sat Nov 14 20:26:04 2009 by Michael Ley (ley@uni-trier.de)