Soha Hassoun Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
27Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJohn Rieffel, Frank Saunders, Shilpa Nadimpalli, Harvey Zhou, Soha Hassoun, Jason Rife, Barry Trimmer: Evolving soft robotic locomotion in PhysX. GECCO (Companion) 2009: 2499-2504
2008
26Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLBrian Swahn, Soha Hassoun: Electro-Thermal Analysis of Multi-Fin Devices. IEEE Trans. VLSI Syst. 16(7): 816-829 (2008)
2006
25no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun: 2006 International Conference on Computer-Aided Design (ICCAD'06), November 5-9, 2006, San Jose, CA, USA ACM 2006
24Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLBrian Swahn, Soha Hassoun: Gate sizing: finFETs vs 32nm bulk MOSFETs. DAC 2006: 528-531
23Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLBrian Swahn, Soha Hassoun: METS: A Metric for Electro-Thermal Sensitivity, and Its Application To FinFETs. ISQED 2006: 121-126
2005
22Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Murali Kudlugi, Duaine Pryor, Charles Selvidge: A transaction-based unified architecture for simulation and emulation. IEEE Trans. VLSI Syst. 13(2): 278-287 (2005)
2003
21Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLBrian Swahn, Soha Hassoun: Hardware Scheduling for Dynamic Adaptability using External Profiling and Hardware Threading. ICCAD 2003: 58-65
20Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun: Optimal use of 2-phase transparent latches in buffered maze routing. ISCAS (4) 2003: 688-691
19no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Geert Janssen: First CADathlon Programming Contest held at 2002 ICCAD. IEEE Design & Test of Computers 20(3): 104-107 (2003)
18no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSani R. Nassif, Soha Hassoun: Guest Editors' Introduction: On-Chip Power Distribution Networks. IEEE Design & Test of Computers 20(3): 5-6 (2003)
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Yong-Bin Kim, Fabrizio Lombardi: Guest Editors' Introduction: Clockless VLSI Systems. IEEE Design & Test of Computers 20(6): 5-8 (2003)
16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Charles J. Alpert: Optimal path routing in single- and multiple-clock domain systems. IEEE Trans. on CAD of Integrated Circuits and Systems 22(11): 1580-1588 (2003)
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Steven M. Nowick, Leon Stok: Guest Editorial. IEEE Trans. on CAD of Integrated Circuits and Systems 22(6): 662-664 (2003)
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Christopher Cromer, Eduardo Calvillo-Gámez: Static timing analysis for level-clocked circuits in the presence of crosstalk. IEEE Trans. on CAD of Integrated Circuits and Systems 22(9): 1270-1277 (2003)
2002
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Eduardo Calvillo-Gámez, Christopher Cromer: Verifying Clock Schedules in the Presence of Cross Talk. DATE 2002: 346-351
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Charles J. Alpert, Meera Thiagarajan: Optimal buffered routing path constructions for single and multiple clock domain systems. ICCAD 2002: 247-253
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFadi A. Aloul, Soha Hassoun, Karem A. Sakallah, David Blaauw: Robust SAT-Based Search Algorithm for Leakage Power Reduction. PATMOS 2002: 167-177
2001
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMurali Kudlugi, Soha Hassoun, Charles Selvidge, Duaine Pryor: A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification. DAC 2001: 623-628
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Soheila Bana: Practices for Recruiting and Retaining Graduate Women Students in Computer Science and Engineering. MSE 2001: 106-
2000
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun: Critical path analysis using a dynamically bounded delay model. DAC 2000: 260-265
1999
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Carolyn McCreary: Regularity extraction via clan-based structural circuit decomposition. ICCAD 1999: 414-419
1998
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWilliam J. Dally, Linda Chao, Andrew A. Chien, Soha Hassoun, Waldemar Horwat, Jon Kaplan, Paul Song, Brian Totty, D. Scott Wills: Architecture of a Message-Driven Processor. 25 Years ISCA: Retrospectives and Reprints 1998: 337-344
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Carl Ebeling: Using precomputation in architecture and logic resynthesis. ICCAD 1998: 316-323
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun: Fine Grain Incremental Rescheduling Via Architectural Retiming. ISSS 1998: 158-163
1996
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSoha Hassoun, Carl Ebeling: Architectural Retiming: Pipelining Latency-Constrained Circuts. DAC 1996: 708-713
1993
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKevin Bolding, Sen-Ching Cheung, Sung-Eun Choi, Carl Ebeling, Soha Hassoun, Ton Anh Ngo, Robert Wille: The chaos router chip: design and implementation of an adaptive router. VLSI 1993: 311-320
1987
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWilliam J. Dally, Linda Chao, Andrew A. Chien, Soha Hassoun, Waldemar Horwat, Jon Kaplan, Paul Song, Brian Totty, D. Scott Wills: Architecture of a Message-Driven Processor. ISCA 1987: 189-196

Coauthor Index

1Fadi A. Aloul [11]
2Charles J. Alpert [12] [16]
3Soheila Bana [9]
4David Blaauw (David T. Blaauw) [11]
5Kevin Bolding [2]
6Eduardo Calvillo-Gámez [13] [14]
7Linda Chao [1] [6]
8Sen-Ching Cheung [2]
9Andrew A. Chien [1] [6]
10Sung-Eun Choi [2]
11Christopher Cromer [13] [14]
12William J. Dally [1] [6]
13Carl Ebeling [2] [3] [5]
14Waldemar Horwat [1] [6]
15Geert Janssen [19]
16Jon Kaplan [1] [6]
17Yong-Bin Kim [17]
18Murali Kudlugi [10] [22]
19Fabrizio Lombardi [17]
20Carolyn McCreary [7]
21Shilpa Nadimpalli [27]
22Sani R. Nassif [18]
23Ton Anh Ngo (Ton Ngo) [2]
24Steven M. Nowick [15]
25Duaine Pryor [10] [22]
26John Rieffel [27]
27Jason Rife [27]
28Karem A. Sakallah [11]
29Frank Saunders [27]
30Charles Selvidge [10] [22]
31Paul Song [1] [6]
32Leon Stok [15]
33Brian Swahn [21] [23] [24] [26]
34Meera Thiagarajan [12]
35Brian Totty [1] [6]
36Barry Trimmer [27]
37Robert Wille [2]
38D. Scott Wills [1] [6]
39Harvey Zhou [27]

Colors in the list of coauthors

Copyright © Tue Feb 9 14:55:32 2010 by Michael Ley (ley@uni-trier.de)