| 2009 | ||
|---|---|---|
| 9 | Wei Xu, Jaeheon Jeong, Jane Mulligan: Augmenting Exercise Systems with Virtual Exercise Environment. ISVC (1) 2009: 490-499 | |
| 2006 | ||
| 8 | Jaeheon Jeong, Per Stenström, Michel Dubois: Simple penalty-sensitive replacement policies for caches. Conf. Computing Frontiers 2006: 341-352 | |
| 7 | Jaeheon Jeong, Michel Dubois: Cache Replacement Algorithms with Nonuniform Miss Costs. IEEE Trans. Computers 55(4): 353-365 (2006) | |
| 2003 | ||
| 6 | Jaeheon Jeong, Michel Dubois: Cost-Sensitive Cache Replacement Algorithms. HPCA 2003: 327-337 | |
| 2002 | ||
| 5 | Michel Dubois, Jaeheon Jeong, Ashwini K. Nanda: Shared cache architectures for decision support systems. Perform. Eval. 49(1/4): 283-298 (2002) | |
| 1999 | ||
| 4 | Jaeheon Jeong, Michel Dubois: Optimal Replacements in Caches with Two Miss Costs. SPAA 1999: 155-164 | |
| 1998 | ||
| 3 | Michel Dubois, Jaeheon Jeong, Yong Ho Song, Adrian Moga: Rapid Hardware Prototyping on RPM-2. IEEE Design & Test of Computers 15(3): 112-118 (1998) | |
| 1995 | ||
| 2 | Koray Öner, Luiz André Barroso, Sasan Iman, Jaeheon Jeong, Krishnan Ramamurthy, Michel Dubois: The Design of RPM: An FPGA-based Multiprocessor Emulator. FPGA 1995: 60-66 | |
| 1 | Luiz André Barroso, Sasan Iman, Jaeheon Jeong, Koray Öner, Michel Dubois: RPM: A Rapid Prototyping Engine for Multiprocessor Systems. IEEE Computer 28(2): 26-34 (1995) | |
| 1 | Luiz André Barroso | [1] [2] |
| 2 | Michel Dubois | [1] [2] [3] [4] [5] [6] [7] [8] |
| 3 | Sasan Iman | [1] [2] |
| 4 | Adrian Moga | [3] |
| 5 | Jane Mulligan | [9] |
| 6 | Ashwini K. Nanda | [5] |
| 7 | Koray Öner | [1] [2] |
| 8 | Krishnan Ramamurthy | [2] |
| 9 | Yong Ho Song | [3] |
| 10 | Per Stenström | [8] |
| 11 | Wei Xu | [9] |
Colors in the list of coauthors
Last update Fri May 25 01:42:58 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page