 | 2002 |
|---|
| 8 |       | Ranga Vemuri,
Srinivas Katkoori,
Meenakshi Kaul,
Jay Roy:
An efficient register optimization algorithm for high-level synthesis from hierarchical behavioral specifications.
ACM Trans. Design Autom. Electr. Syst. 7(1): 189-216 (2002) |
| 2000 |
|---|
| 7 | | Meenakshi Kaul,
Ranga Vemuri:
Design-Space Exploration for Block-Processing Based Temporal Partitioning of Run-Time Reconfigurable Systems.
VLSI Signal Processing 24(2-3): 181-209 (2000) |
| 1999 |
|---|
| 6 | | Meenakshi Kaul,
Ranga Vemuri,
Sriram Govindarajan,
Iyad Ouaiss:
An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications.
DAC 1999: 616-622 |
| 5 | | Meenakshi Kaul,
Ranga Vemuri:
Temporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs.
DATE 1999: 202-209 |
| 4 |  | Meenakshi Kaul,
Ranga Vemuri:
Integrated Block-Processing and Design-Space Exploration in Temporal Partitioning for RTR Architectures.
IPPS/SPDP Workshops 1999: 606-615 |
| 1998 |
|---|
| 3 | | Meenakshi Kaul,
Ranga Vemuri:
Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures.
DATE 1998: 389- |
| 2 | | Sriram Govindarajan,
Iyad Ouaiss,
Meenakshi Kaul,
Vinoo Srinivasan,
Ranga Vemuri:
An Effective Design System for Dynamically Reconfigurable Architectures.
FCCM 1998: 312-313 |
| 1 | | Iyad Ouaiss,
Sriram Govindarajan,
Vinoo Srinivasan,
Meenakshi Kaul,
Ranga Vemuri:
An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures.
IPPS/SPDP Workshops 1998: 31-36 |
