Nam Sung Kim Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
22Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJungseob Lee, Nam Sung Kim: Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating. DAC 2009: 47-50
21Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNam Sung Kim, Jun Seomun, Abhishek A. Sinkar, Jungseob Lee, Tae Hee Han, Ken Choi, Youngsoo Shin: Frequency and yield optimization using power gates in power-constrained designs. ISLPED 2009: 121-126
20Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAbhishek A. Sinkar, Nam Sung Kim: Analyzing potential power reduction with adaptive voltage positioning optimized for multicore processors. ISLPED 2009: 189-194
19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJungseob Lee, Nam Sung Kim: Optimizing total power of many-core processors considering voltage scaling limit and process variations. ISLPED 2009: 201-206
18Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMichael J. Anderson, Azadeh Davoodi, Jungseob Lee, Abhishek A. Sinkar, Nam Sung Kim: Statistical static timing analysis considering leakage variability in power gated designs. ISLPED 2009: 57-62
2008
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Roberts, Nam Sung Kim, Trevor N. Mudge: On-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology. Microprocessors and Microsystems - Embedded Hardware Design 32(5-6): 244-253 (2008)
2007
16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDavid Roberts, Nam Sung Kim, Trevor N. Mudge: On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology. DSD 2007: 570-578
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLGregory K. Chen, David Blaauw, Trevor N. Mudge, Dennis Sylvester, Nam Sung Kim: Yield-driven near-threshold SRAM design. ICCAD 2007: 660-666
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRobert Bai, Nam Sung Kim, Taeho Kgil, Dennis Sylvester, Trevor N. Mudge: Power-Performance Trade-Offs in Nanometer-Scale Multi-Level Caches Considering Total Leakage CoRR abs/0710.4794: (2007)
2005
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRobert Bai, Nam Sung Kim, Dennis Sylvester, Trevor N. Mudge: Total leakage optimization strategies for multi-level caches. ACM Great Lakes Symposium on VLSI 2005: 381-384
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRobert Bai, Nam Sung Kim, Taeho Kgil, Dennis Sylvester, Trevor N. Mudge: Power-Performance Trade-Offs in Nanometer-Scale Multi-Level Caches Considering Total Leakage. DATE 2005: 650-651
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNam Sung Kim, David Blaauw, Trevor N. Mudge: Quantitative analysis and optimization techniques for on-chip cache leakage power. IEEE Trans. VLSI Syst. 13(10): 1147-1156 (2005)
2004
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNam Sung Kim, Taeho Kgil, Valeria Bertacco, Todd M. Austin, Trevor N. Mudge: Microarchitectural power modeling techniques for deep sub-micron microprocessors. ISLPED 2004: 212-217
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDan Ernst, Shidhartha Das, Seokwoo Lee, David Blaauw, Todd M. Austin, Trevor N. Mudge, Nam Sung Kim, Krisztián Flautner: Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation. IEEE Micro 24(6): 10-20 (2004)
8no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNam Sung Kim, Krisztián Flautner, David Blaauw, Trevor N. Mudge: Circuit and microarchitectural techniques for reducing cache leakage power. IEEE Trans. VLSI Syst. 12(2): 167-184 (2004)
2003
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNam Sung Kim, David Blaauw, Trevor N. Mudge: Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches. ICCAD 2003: 627-632
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNam Sung Kim, Trevor N. Mudge: Reducing register ports using delayed write-back queues and operand pre-fetch. ICS 2003: 172-182
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNam Sung Kim, Trevor N. Mudge: The microarchitecture of a low power register file. ISLPED 2003: 384-389
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDan Ernst, Nam Sung Kim, Shidhartha Das, Sanjay Pant, Rajeev R. Rao, Toan Pham, Conrad H. Ziesler, David Blaauw, Todd M. Austin, Krisztián Flautner, Trevor N. Mudge: Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. MICRO 2003: 7-18
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNam Sung Kim, Todd M. Austin, David Blaauw, Trevor N. Mudge, Krisztián Flautner, Jie S. Hu, Mary Jane Irwin, Mahmut T. Kandemir, Narayanan Vijaykrishnan: Leakage Current: Moore's Law Meets Static Power. IEEE Computer 36(12): 68-75 (2003)
2002
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKrisztián Flautner, Nam Sung Kim, Steven M. Martin, David Blaauw, Trevor N. Mudge: Drowsy Caches: Simple Techniques for Reducing Leakage Power. ISCA 2002: 148-157
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNam Sung Kim, Krisztián Flautner, David Blaauw, Trevor N. Mudge: Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. MICRO 2002: 219-230

Coauthor Index

1Michael J. Anderson [18]
2Todd M. Austin [3] [4] [9] [10]
3Robert Bai [12] [13] [14]
4Valeria Bertacco [10]
5David Blaauw (David T. Blaauw) [1] [2] [3] [4] [7] [8] [9] [11] [15]
6Gregory K. Chen [15]
7Ken Choi [21]
8Shidhartha Das [4] [9]
9Azadeh Davoodi [18]
10Dan Ernst [4] [9]
11Krisztián Flautner [1] [2] [3] [4] [8] [9]
12Tae Hee Han [21]
13Jie S. Hu [3]
14Mary Jane Irwin [3]
15Mahmut T. Kandemir [3]
16Taeho Kgil [10] [12] [14]
17Jungseob Lee [18] [19] [21] [22]
18Seokwoo Lee [9]
19Steven M. Martin [2]
20Trevor N. Mudge [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17]
21Sanjay Pant [4]
22Toan Pham [4]
23Rajeev R. Rao [4]
24David Roberts [16] [17]
25Jun Seomun [21]
26Youngsoo Shin [21]
27Abhishek A. Sinkar [18] [20] [21]
28Dennis Sylvester [12] [13] [14] [15]
29Narayanan Vijaykrishnan (Vijaykrishnan Narayanan) [3]
30Conrad H. Ziesler [4]

Colors in the list of coauthors

Copyright © Mon Dec 14 16:53:24 2009 by Michael Ley (ley@uni-trier.de)