Karthikeyan Lingasubramanian Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKarthikeyan Lingasubramanian, Sanjukta Bhanja: An Error Model to Study the Behavior of Transient Errors in Sequential Circuits. VLSI Design 2009: 485-490
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKarthikeyan Lingasubramanian, Syed M. Alam, Sanjukta Bhanja: Study of Circuit-Specific Error Bounds for Fault-Tolerant Computation using Maximum a posteriori (MAP) Hypothesis CoRR abs/0906.3282: (2009)
2007
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKarthikeyan Lingasubramanian, Sanjukta Bhanja: Probabilistic maximum error modeling for unreliable logic circuits. ACM Great Lakes Symposium on VLSI 2007: 223-226
2006
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSanjukta Bhanja, Karthikeyan Lingasubramanian, N. Ranganathan: A stimulus-free graphical probabilistic switching model for sequential circuits using dynamic bayesian networks. ACM Trans. Design Autom. Electr. Syst. 11(3): 773-796 (2006)
2005
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSanjukta Bhanja, Karthikeyan Lingasubramanian, N. Ranganathan: Estimation of Switching Activity in Sequential Circuits Using Dynamic Bayesian Networks. VLSI Design 2005: 586-591

Coauthor Index

1Syed M. Alam [4]
2Sanjukta Bhanja [1] [2] [3] [4] [5]
3N. Ranganathan (Nagarajan Ranganathan) [1] [2]

Copyright © Mon Dec 14 16:53:24 2009 by Michael Ley (ley@uni-trier.de)