Chia-Tien Dan Lo

	2009
30		Wen-Jyi Hwang, Huang-Chun Roan, Ying-Nan Shih, Chia-Tien Dan Lo, Chien-Min Ou: FPGA-based ROM-free network intrusion detection using shift-OR circuit. J. Embedded Computing 3(2): 99-107 (2009)
	2008
29		Chia-Tien Dan Lo, Yi-Gang Tai: Highly Space Efficient Counters for Perl Compatible Regular Expressions in FPGAs. ARC 2008: 51-62
28		Yi-Gang Tai, Chia-Tien Dan Lo, Kleanthis Psarris: Accelerating matrix decomposition with replications. IPDPS 2008: 1-8
27		Chia-Tien Dan Lo, Yi-Gang Tai, Kleanthis Psarris: Hardware implementation for network intrusion detection rules with regular expression support. SAC 2008: 1535-1539
26		Huang-Chun Roan, Wen-Jyi Hwang, Wei-Jhih Huang, Chia-Tien Dan Lo: Network Intrusion Detection Based on Shift-OR Circuit. J. Inf. Sci. Eng. 24(4): 1229-1239 (2008)
	2007
25		Mayumi Kato, Chia-Tien Dan Lo: Compression for Low Power Consumption in Battery-powered Handsets. DCC 2007: 386
24		Yi-Gang Tai, Chia-Tien Dan Lo, Kleanthis Psarris: Applying Out-of-Core QR Decomposition Algorithms on FPGA-Based Systems. FPL 2007: 86-91
23		Chia-Tien Dan Lo, J. Morris Chang: FPGA-based reconfigurable computing III. Microprocessors and Microsystems 31(8): 475-476 (2007)
	2006
22		Huang-Chun Roan, Chien-Min Ou, Wen-Jyi Hwang, Chia-Tien Dan Lo: Efficient Logic Circuit for Network Intrusion Detection. EUC 2006: 776-784
21		Huang-Chun Roan, Wen-Jyi Hwang, Chia-Tien Dan Lo: Shift-Or Circuit for Efficient Network Intrusion Detection Pattern Matching. FPL 2006: 1-6
	2005
20		Mayumi Kato, Chia-Tien Dan Lo: Hardware Solution to Java Compressed Heap. FCCM 2005: 307-308
19		Mayumi Kato, Chia-Tien Dan Lo: Impact of Java Compressed Heap on Mobile/Wireless Communication. ITCC (2) 2005: 2-7
	2004
18		Mayumi Kato, Chia-Tien Dan Lo: Growing adaptation of computer science in Bioinfomatics. ISICT 2004: 226-231
17		Mayumi Kato, Chia-Tien Dan Lo: A heap de/compression module for wireless Java. PPPJ 2004: 91-99
16		Chia-Tien Dan Lo, Witawas Srisa-an, J. Morris Chang: The design and analysis of a quantitative simulator for dynamic memory management Journal of Systems and Software 72(3): 443-453 (2004)
	2003
15		Chia-Tien Dan Lo: The Design of a Self-Maintained Memory Module for Real-Time Systems. IWSOC 2003: 337-342
14		Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang: Active Memory Processor: A Hardware Garbage Collector for Real-Time Java Embedded Devices. IEEE Trans. Mob. Comput. 2(2): 89-101 (2003)
	2002
13		Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang: Performance Enhancements to the Active Memory System. ICCD 2002: 249-
12		Chia-Tien Dan Lo, Witawas Srisa-an, J. Morris Chang: A Multithreaded Concurrent Garbage Collector Parallelizing the New Instruction in Java. IPDPS 2002
11		Chia-Tien Dan Lo, J. Morris Chang, Ophir Frieder, David A. Grossman: The Object Behavior of Java Object-Oriented Database Management Systems. ITCC 2002: 247-253
10		J. Morris Chang, Witawas Srisa-an, Chia-Tien Dan Lo, Edward F. Gehringer: DMMX: Dynamic memory management extensions. Journal of Systems and Software 63(3): 187-199 (2002)
9		Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang: Object resizing and reclamation through the use of hardware bit-maps. Microprocessors and Microsystems 25(9-10): 459-467 (2002)
8		Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang: A performance perspective on the Active Memory System. Microprocessors and Microsystems 26(9-10): 421-432 (2002)
	2001
7		Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang: A Performance Analysis of the Active Memory System. ICCD 2001: 493-496
6		Chia-Tien Dan Lo, Witawas Srisa-an, J. Morris Chang: A study of page replacement performance in garbage collection heap. Journal of Systems and Software 58(3): 235-245 (2001)
	2000
5		Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang: Scalable Hardware-Algorithm for Mark-Sweep Garbage Collection. EUROMICRO 2000: 1274-1281
4		J. Morris Chang, Witawas Srisa-an, Chia-Tien Dan Lo: Architectural Support for Dynamic Memory Management. ICCD 2000: 99-104
3		Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang: A hardware implementation of realloc function. Integration 28(2): 173-184 (2000)
	1999
2		Farn Wang, Chia-Tien Dan Lo: Procedure-Level Verification of Real-time Concurrent Systems. Real-Time Systems 16(1): 81-114 (1999)
	1996
1		Farn Wang, Chia-Tien Dan Lo: Procedure-Level Verification of Real-time Concurrent Systems. FME 1996: 682-701

Coauthor Index

1	J. Morris Chang	[3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [16] [23]
2	Ophir Frieder	[11]
3	Edward F. Gehringer	[10]
4	David A. Grossman	[11]
5	Wei-Jhih Huang	[26]
6	Wen-Jyi Hwang	[21] [22] [26] [30]
7	Mayumi Kato	[17] [18] [19] [20] [25]
8	Chien-Min Ou	[22] [30]
9	Kleanthis Psarris	[24] [27] [28]
10	Huang-Chun Roan	[21] [22] [26] [30]
11	Ying-Nan Shih	[30]
12	Witawas Srisa-an	[3] [4] [5] [6] [7] [8] [9] [10] [12] [13] [14] [16]
13	Yi-Gang Tai	[24] [27] [28] [29]
14	Farn Wang	[1] [2]

Colors in the list of coauthors