Toshiro Mise Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2008
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKeiichi Katamine, Yasufumi Shinyashiki, Toshiro Mise, Masaaki Hashimoto, Naoyasu Ubayashi, Takako Nakatani: A Conceptual Model for Analysis Method of Extracting Unexpected Obstacles of Embedded Systems. JCKBSE 2008: 22-31
2007
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYasufumi Shinyashiki, Toshiro Mise, Masaaki Hashimoto, Keiichi Katamine, Naoyasu Ubayashi, Takako Nakatani: Enhancing the ESIM (Embedded Systems Improving Method) by Combining Information Flow Diagram with Analysis Matrix for Efficient Analysis of Unexpected Obstacles in Embedded Software. APSEC 2007: 326-333
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYasufumi Shinyashiki, Toshiro Mise, Masaaki Hashimoto, Keiichi Katamine, Naoyasu Ubayashi, Takako Nakatani: A Suggestion for Analysis of Unexpected Obstacles in Embedded System. HCI (8) 2007: 755-768
2006
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHidehiro Kametani, Yasufumi Shinyashiki, Toshiro Mise, Masaaki Hashimoto, Naoyasu Ubayashi, Keiichi Katamine, Takako Nakatani: Information Flow Diagram and Analysis Method for Unexpected Obstacle Specification of Embedded Software. JCKBSE 2006: 115-124
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLToshiro Mise, Yasufumi Shinyashiki, Takako Nakatani, Naoyasu Ubayashi, Keiichi Katamine, Masaaki Hashimoto: A Method for Extracting Unexpected Scenarios of Embedded Systems. JCKBSE 2006: 41-50
2005
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLToshiro Mise, Masaaki Hashimoto, Keiichi Katamine, Yasufumi Shinyashiki, Naoyasu Ubayashi, Takako Nakatani: An Analysis Method with Failure Scenario Matrix for Specifying Unexpected Obstacles in Embedded Systems. APSEC 2005: 447-456

Coauthor Index

1Masaaki Hashimoto [1] [2] [3] [4] [5] [6]
2Hidehiro Kametani [3]
3Keiichi Katamine [1] [2] [3] [4] [5] [6]
4Takako Nakatani [1] [2] [3] [4] [5] [6]
5Yasufumi Shinyashiki [1] [2] [3] [4] [5] [6]
6Naoyasu Ubayashi [1] [2] [3] [4] [5] [6]

Copyright © Fri Dec 4 16:04:45 2009 by Michael Ley (ley@uni-trier.de)