| 2006 | ||
|---|---|---|
| 13 | Anatoly Prihozhy, Daniel Mlynek: Design of Parallel Implementations by Means of Abstract Dynamic Critical Path Based Profiling of Complex Sequential Algorithms. PATMOS 2006: 1-11 | |
| 2005 | ||
| 12 | Anatoly Prihozhy, Marco Mattavelli, Daniel Mlynek: Evaluation of the Parallelization Potential for Efficient Multimedia Implementations: Dynamic Evaluation of Algorithm Critical Path. IEEE Trans. Circuits Syst. Video Techn. 15(5): 593-608 (2005) | |
| 2004 | ||
| 11 | Marc Epalza, Paolo Ienne, Daniel Mlynek: Dynamic Reallocation of Functional Units in Superscalar Processors. Asia-Pacific Computer Systems Architecture Conference 2004: 185-198 | |
| 10 | Marc Epalza, Paolo Ienne, Daniel Mlynek: Adding Limited Reconfigurability to Superscalar Processors. IEEE PACT 2004: 53-62 | |
| 2003 | ||
| 9 | Anatoly Prihozhy, Marco Mattavelli, Daniel Mlynek: Data Dependences Critical Path Evaluation at C/C++ System Level Description. PATMOS 2003: 569-579 | |
| 2002 | ||
| 8 | Anatoly Prihozhy, Daniel Mlynek, Michail Solomennik, Marco Mattavelli: Techniques for Optimization of Net Algorithms. PARELEC 2002: 211-216 | |
| 1999 | ||
| 7 | Friederich Mombers, Daniel Mlynek: A multithreaded multimedia processor merging on-chip multiprocessors and distributed vector pipelines. ISCAS (4) 1999: 287-290 | |
| 1997 | ||
| 6 | Stephanie Dogimont, M. Gumm, Friederich Mombers, Daniel Mlynek, A. Torielli: Conception and design of a RISC CPU for the use as embedded controller within a parallel multimedia architecture. ASAP 1997: 412-421 | |
| 5 | Marco Mattavelli, Sylvain Brunetton, Daniel Mlynek: Computational Graceful Degradation for Video Sequence Decoding. ICIP (1) 1997: 330-333 | |
| 4 | Marco Mattavelli, Sylvain Brunetton, Daniel Mlynek: A Parallel Multimedia Processor for Macroblock Based Compression Standards. ICIP (2) 1997: 570-573 | |
| 1994 | ||
| 3 | Philippe Duc, Didier Nicoulaz, Daniel Mlynek: A RISC Controller with Customisation Facility for Flexible System Integration. ISCAS 1994: 251-254 | |
| 2 | Hans Peter Amann, Philippe Moeschler, Fausto Pellandini, Alain Vachoux, Charles Munk, Daniel Mlynek: High-Level Specification of Behavioural Hardware Models with MODES. ISCAS 1994: 387-390 | |
| 1993 | ||
| 1 | Laurent Lemaitre, Marek J. Patyra, Daniel Mlynek: Synthesis and Design Automation of Analog Fuzzy Logic VLSI Circuits. ISMVL 1993: 74-79 | |
| 1 | Hans Peter Amann | [2] |
| 2 | Sylvain Brunetton | [4] [5] |
| 3 | Stephanie Dogimont | [6] |
| 4 | Philippe Duc | [3] |
| 5 | Marc Epalza | [10] [11] |
| 6 | M. Gumm | [6] |
| 7 | Paolo Ienne | [10] [11] |
| 8 | Laurent Lemaitre | [1] |
| 9 | Marco Mattavelli | [4] [5] [8] [9] [12] |
| 10 | Philippe Moeschler | [2] |
| 11 | Friederich Mombers | [6] [7] |
| 12 | Charles Munk | [2] |
| 13 | Didier Nicoulaz | [3] |
| 14 | Marek J. Patyra | [1] |
| 15 | Fausto Pellandini | [2] |
| 16 | Anatoly Prihozhy | [8] [9] [12] [13] |
| 17 | Michail Solomennik | [8] |
| 18 | A. Torielli | [6] |
| 19 | Alain Vachoux | [2] |
Colors in the list of coauthors
Last update Fri May 25 01:42:58 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page