Robert F. Molyneaux Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2003
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRobert F. Molyneaux: Debug and Diagnosis in the Age of System-on-a-Chip. ITC 2003: 1303
2000
7no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRajesh Raina, Robert Bailey, Dawit Belete, Vikram Khosa, Robert F. Molyneaux, Javier Prado, Ashutosh Razdan: DFT advances in Motorola's Next-Generation 74xx PowerPCTM microprocessor. ITC 2000: 131-140
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNandu Tendolkar, Robert F. Molyneaux, Carol Pyron, Rajesh Raina: At-Speed Testing of Delay Faults for Motorola's MPC7400, a PowerPC(tm) Microprocessor. VTS 2000: 3-8
1999
5no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCarol Pyron, Mike Alexander, James Golab, George Joos, Bruce Long, Robert F. Molyneaux, Rajesh Raina, Nandu Tendolkar: DFT advances in the Motorola's MPC7400, a PowerPC G4 microprocessor. ITC 1999: 137-146
1998
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRajesh Raina, Robert F. Molyneaux: Random Self-Test Method - Applications on PowerPC (tm) Microprocessor Caches. Great Lakes Symposium on VLSI 1998: 222-229
1997
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRajesh Raina, Robert Bailey, Charles Njinda, Robert F. Molyneaux, Charlie Beh: Efficient Testing of Clock Regenerator Circuits in Scan Designs. DAC 1997: 95-100
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRajesh Raina, Charles Njinda, Robert F. Molyneaux: How Seriously Do You Take Your Possible-Detect Faults? ITC 1997: 819-828
1989
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRobert F. Molyneaux, Alexander Albicki: Comments on "Ternary Scan Design for VLSI Testability". IEEE Trans. Computers 38(2): 256-263 (1989)

Coauthor Index

1Alexander Albicki [1]
2Mike Alexander [5]
3Robert Bailey [3] [7]
4Charlie Beh [3]
5Dawit Belete [7]
6James Golab [5]
7George Joos [5]
8Vikram Khosa [7]
9Bruce Long [5]
10Charles Njinda [2] [3]
11Javier Prado [7]
12Carol Pyron [5] [6]
13Rajesh Raina [2] [3] [4] [5] [6] [7]
14Ashutosh Razdan [7]
15Nandu Tendolkar [5] [6]

Colors in the list of coauthors

Copyright © Tue Dec 1 12:01:14 2009 by Michael Ley (ley@uni-trier.de)