José C. Monteiro Home Page Coauthor index DBLP Vis pubzone.org

José Monteiro

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
39Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLars Svensson, José Monteiro: Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers Springer 2009
38Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Costa, José C. Monteiro: A MILP-based approach to path sensitization of embedded software. DATE 2009: 1568-1571
37Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAntónio Gusmão, L. Miguel Silveira, José C. Monteiro: Parameter tuning in SVM-based power macro-modeling. ISQED 2009: 135-140
2008
36Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPedro Marques Morgado, Paulo F. Flores, José C. Monteiro, Luis Miguel Silveira: Generating Worst-Case Stimuli for Accurate Power Grid Analysis. PATMOS 2008: 247-257
35Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLevent Aksoy, Eduardo A. C. da Costa, Paulo F. Flores, José Monteiro: Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications. IEEE Trans. on CAD of Integrated Circuits and Systems 27(6): 1013-1026 (2008)
2007
34Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLevent Aksoy, Eduardo A. C. da Costa, Paulo F. Flores, José C. Monteiro: Optimization of Area in Digital FIR Filters using Gate-Level Metrics. DAC 2007: 420-423
33Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLevent Aksoy, Ece Olcay Gunes, Eduardo A. C. da Costa, Paulo F. Flores, José C. Monteiro: Effect of Number Representation on the Achievable Minimum Number of Operations in Multiple Constant Multiplications. SiPS 2007: 424-429
32Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEduardo A. C. da Costa, José C. Monteiro, Sergio Bampi: A new array architecture for signed multiplication using Gray encoded radix-2m operands. Integration 40(2): 118-132 (2007)
2006
31Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLevent Aksoy, Eduardo A. C. da Costa, Paulo F. Flores, José Monteiro: Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming. DAC 2006: 669-674
30Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEduardo A. C. da Costa, Paulo F. Flores, José Monteiro: Exploiting general coefficient representation for the optimal sharing of partial products in MCMs. SBCCI 2006: 161-166
2005
29no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPaulo F. Flores, José C. Monteiro, Eduardo A. C. da Costa: An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications. ICCAD 2005: 13-16
28Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLM. Fonseca, Eduardo A. C. da Costa, Sergio Bampi, José C. Monteiro: Design of a radix-2m hybrid array multiplier using carry save adder format. SBCCI 2005: 172-177
27Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLeonardo L. de Oliveira, Cristiano Santos, Daniel Lima Ferrão, Eduardo A. C. da Costa, José C. Monteiro, João Baptista dos Santos Martins, Sergio Bampi, Ricardo Augusto da Luz Reis: A Comparison of Layout Implementations of Pipelined and Non-Pipelined Signed Radix-4 Array Multiplier and Modified Booth Multiplier Architectures. VLSI-SoC 2005: 25-39
2004
26Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVagner S. Rosa, Eduardo A. C. da Costa, José C. Monteiro, Sergio Bampi: An improved synthesis method for low power hardwired FIR filters. SBCCI 2004: 237-241
2003
25Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEduardo A. C. da Costa, Sergio Bampi, José C. Monteiro: A New Pipelined Array Architecture for Signed Multiplication. SBCCI 2003: 65-70
24no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEduardo A. C. da Costa, José Monteiro, Sergio Bampi: Gray Encoded Arithmetic Operators Applied to FFT and FIR Dedicated Datapaths. VLSI-SOC 2003: 307-
2002
23Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEduardo A. C. da Costa, Sergio Bampi, José Monteiro: A New Architecture for Signed Radix-2m Pure Array Multipliers. ICCD 2002: 112-117
22Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Monteiro, Arlindo L. Oliveira: Implicit FSM decomposition applied to low-power design. IEEE Trans. VLSI Syst. 10(5): 560-565 (2002)
2000
21Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Monteiro, Arlindo L. Oliveira: FSM decomposition by direct circuit manipulation applied to low power design. ASP-DAC 2000: 351-358
20no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Costa, Srinivas Devadas, José Monteiro: Observability Analysis of Embedded Software for Coverage-Directed Validation. ICCAD 2000: 27-32
19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRicardo Ferreira, A.-M. Trullemans, José C. Costa, José Monteiro: Probabilistic Bottom-Up RTL Power Estimation. ISQED 2000: 439-
1999
18no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAntônio Mota, Nuno Ferreira, Arlindo L. Oliveira, José C. Monteiro: Integrating Dynamic Power Management in the Design Flow. VLSI 1999: 233-244
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPaulo F. Flores, José C. Costa, Horácio C. Neto, José C. Monteiro, João P. Marques Silva: Assignment and Reordering of Incompletely Specified Pattern Sequences Targetting Minimum Power Dissipation. VLSI Design 1999: 37-41
16no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSrinivas Devadas, Sharad Malik, José C. Monteiro, Luciano Lavagno: CAD Techniques for Embedded System Design. VLSI Design 1999: 608
1998
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Monteiro, Arlindo L. Oliveira: Finite State Machine Decomposition For Low Power. DAC 1998: 758-763
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Monteiro, Srinivas Devadas, Abhijit Ghosh: Sequential logic optimization for low power using input-disabling precomputation architectures. IEEE Trans. on CAD of Integrated Circuits and Systems 17(3): 279-284 (1998)
1997
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Costa, José C. Monteiro, Srinivas Devadas: Switching activity estimation using limited depth reconvergent path analysis. ISLPED 1997: 184-189
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Monteiro, Srinivas Devadas, Abhijit Ghosh, Kurt Keutzer, Jacob K. White: Estimation of average switching activity in combinational logic circuits using symbolic simulation. IEEE Trans. on CAD of Integrated Circuits and Systems 16(1): 121-127 (1997)
1996
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé Monteiro, Srinivas Devadas, Pranav Ashar, Ashutosh Mauskar: Scheduling Techniques to Enable Power Management. DAC 1996: 349-352
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChi-Ying Tsui, José C. Monteiro, Massoud Pedram, Srinivas Devadas, Alvin M. Despain, Bill Lin: Correction to "Power Estimation Methods for Sequential Logic Circuits" [Correspondence]. IEEE Trans. VLSI Syst. 4(4): 495 (1996)
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé Monteiro, Srinivas Devadas: Techniques for power estimation and optimization at the logic level: A survey. VLSI Signal Processing 13(2-3): 259-276 (1996)
1995
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé Monteiro, John Rinderknecht, Srinivas Devadas, Abhijit Ghosh: Optimization of combinational and sequential logic circuits for low power using precomputation. ARVLSI 1995: 430-444
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé Monteiro, Srinivas Devadas: Techniques for the power estimation of sequential logic circuits under user-specified input sequences and programs. ISLPD 1995: 33-38
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChi-Ying Tsui, José C. Monteiro, Massoud Pedram, Srinivas Devadas, Alvin M. Despain, Bill Lin: Power estimation methods for sequential logic circuits. IEEE Trans. VLSI Syst. 3(3): 404-416 (1995)
1994
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Monteiro, Srinivas Devadas, Bill Lin: A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits. DAC 1994: 12-17
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMazhar Alidina, José C. Monteiro, Srinivas Devadas, Abhijit Ghosh, Marios C. Papaefthymiou: Precomputation-based sequential logic optimization for low power. ICCAD 1994: 74-81
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Monteiro, James H. Kukula, Srinivas Devadas, Horácio C. Neto: Bitwise Encoding of Finite State Machines. VLSI Design 1994: 379-382
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMazhar Alidina, José C. Monteiro, Srinivas Devadas, Abhijit Ghosh, Marios C. Papaefthymiou: Precomputation-based sequential logic optimization for low power. IEEE Trans. VLSI Syst. 2(4): 426-436 (1994)
1993
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosé C. Monteiro, Srinivas Devadas, Abhijit Ghosh: Retiming sequential circuits for low power. ICCAD 1993: 398-402

Coauthor Index

1Levent Aksoy [31] [33] [34] [35]
2Mazhar Alidina [2] [4]
3Pranav Ashar [11]
4Sergio Bampi [23] [24] [25] [26] [27] [28] [32]
5Eduardo A. C. da Costa [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] [33] [34] [35]
6José C. Costa [13] [17] [19] [20] [38]
7Alvin M. Despain [6] [10]
8Srinivas Devadas [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [16] [20]
9Daniel Lima Ferrão [27]
10Nuno Ferreira [18]
11Ricardo Ferreira [19]
12Paulo F. Flores [17] [29] [30] [31] [33] [34] [35] [36]
13M. Fonseca [28]
14Abhijit Ghosh [1] [2] [4] [8] [12] [14]
15Ece Olcay Gunes [33]
16António Gusmão [37]
17Kurt Keutzer [12]
18James H. Kukula [3]
19Luciano Lavagno [16]
20Bill Lin [5] [6] [10]
21Sharad Malik [16]
22João Baptista dos Santos Martins [27]
23Ashutosh Mauskar [11]
24Pedro Marques Morgado [36]
25Antônio Mota [18]
26Horácio C. Neto [3] [17]
27Arlindo L. Oliveira [15] [18] [21] [22]
28Leonardo L. de Oliveira [27]
29Marios C. Papaefthymiou [2] [4]
30Massoud Pedram [6] [10]
31Ricardo Augusto da Luz Reis (Ricardo A. L. Reis, Ricardo Reis) [27]
32John Rinderknecht [8]
33Vagner S. Rosa [26]
34Cristiano Santos [27]
35João P. Marques Silva (João Marques-Silva) [17]
36Luis Miguel Silveira (L. Miguel Silveira) [36] [37]
37Lars Svensson [39]
38A.-M. Trullemans [19]
39Chi-Ying Tsui [6] [10]
40Jacob K. White (Jacob White) [12]

Colors in the list of coauthors

Copyright © Fri Nov 27 15:43:12 2009 by Michael Ley (ley@uni-trier.de)