Edson I. Moreno Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2007
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCésar A. M. Marcon, Edson I. Moreno, Ney Laert Vilar Calazans, Fernando Gehm Moraes: Evaluation of Algorithms for Low Energy Mapping onto NoCs. ISCAS 2007: 389-392
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Marcelo Lubaszewski, Fernando Gehm Moraes, Edson I. Moreno: Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture CoRR abs/0710.4795: (2007)
2005
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlexandre M. Amory, Marcelo Lubaszewski, Fernando Gehm Moraes, Edson I. Moreno: Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture. DATE 2005: 62-63
2003
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNey Laert Vilar Calazans, Edson I. Moreno, Fabiano Hessel, Vitor M. da Rosa, Fernando Moraes, Everton Carara: From VHDL Register Transfer Level to SystemC Transaction Level Modeling: A Comparative Case Study. SBCCI 2003: 355-

Coauthor Index

1Alexandre M. Amory [2] [3]
2Ney Laert Vilar Calazans (Ney Calazans) [1] [4]
3Everton Carara [1]
4Fabiano Hessel [1]
5Marcelo Lubaszewski [2] [3]
6César A. M. Marcon [4]
7Fernando Gehm Moraes (Fernando Moraes) [1] [2] [3] [4]
8Vitor M. da Rosa [1]

Copyright © Wed Dec 23 18:45:02 2009 by Michael Ley (ley@uni-trier.de)