Masato Motomura Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2004
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNoriaki Suzuki, Shunsuke Kurotaki, Masayasu Suzuki, Naoto Kaneko, Yutaka Yamada, Katsuaki Deguchi, Yohei Hasegawa, Hideharu Amano, Kenichiro Anjo, Masato Motomura, Kazutoshi Wakabayashi, Takeo Toi, Toru Awashima: Implementing and Evaluating Stream Applications on the Dynamically Reconfigurable Processor. FCCM 2004: 328-329
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMahmoud Meribout, Masato Motomura: A Combined Approach to High-Level Synthesis for Dynamically Reconfigurable Systems. IEEE Trans. Computers 53(12): 1508-1522 (2004)
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMahmoud Meribout, Masato Motomura: Efficient metrics and high-level synthesis for dynamically reconfigurable logic. IEEE Trans. VLSI Syst. 12(6): 603-621 (2004)
2003
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMahmoud Meribout, Masato Motomura: A New Reconfigurable Hardware Architecture for High Throughput Networking Applications and its Design Methodology. IPDPS 2003: 182
6no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMahmoud Meribout, Masato Motomura: A New Hardware Algorithm for Fast IP Routing Targeting Programmable Routers. Net-Con 2003: 164-179
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMahmoud Meribout, Masato Motomura: New design methodology with efficient prediction of quality metrics for logic level design towards dynamic reconfigurable logic. Journal of Systems Architecture 48(8-10): 285-310 (2003)
2000
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMasakazu Yamashina, Masato Motomura: Reconfigurable computing: its concept and a practical embodiment using newly developed dynamically reconfigurable logic (DRL) LSI: invited talk. ASP-DAC 2000: 329-332
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYuichiro Shibata, Masaki Uno, Hideharu Amano, K. Furuta, Taro Fujii, Masato Motomura: A Virtual Hardware System on a Dynamically Reconfigurable Logic Device. FCCM 2000: 295-296
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLars Friebe, Yoshikazu Yabe, Masato Motomura: A Study of Channeled DRAM Memory Architectures. ICCD 2000: 261-266
1998
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMasato Motomura, Yoshiharu Aimoto, Atsufkni Shibayama, Yoshikazu Yabe, Masakazu Yamashina: An Embedded DRAM-FPGA Chip with Instantaneous Logic Reconfiguration. FCCM 1998: 264-266

Coauthor Index

1Yoshiharu Aimoto [1]
2Hideharu Amano [3] [10]
3Kenichiro Anjo [10]
4Toru Awashima [10]
5Katsuaki Deguchi [10]
6Lars Friebe [2]
7Taro Fujii [3]
8K. Furuta [3]
9Yohei Hasegawa [10]
10Naoto Kaneko [10]
11Shunsuke Kurotaki [10]
12Mahmoud Meribout [5] [6] [7] [8] [9]
13Yuichiro Shibata [3]
14Atsufkni Shibayama [1]
15Masayasu Suzuki [10]
16Noriaki Suzuki [10]
17Takeo Toi [10]
18Masaki Uno [3]
19Kazutoshi Wakabayashi [10]
20Yoshikazu Yabe [1] [2]
21Yutaka Yamada [10]
22Masakazu Yamashina [1] [4]

Colors in the list of coauthors

Copyright © Thu Dec 10 16:00:26 2009 by Michael Ley (ley@uni-trier.de)