Radu Muresan Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHaleh Vahedi, Stefano Gregori, Radu Muresan: On-Chip Power-Efficient Current Flattening Circuit. Journal of Circuits, Systems, and Computers 18(3): 565-579 (2009)
2008
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRadu Muresan, Stefano Gregori: Protection Circuit against Differential Power Analysis Attacks for Smart Cards. IEEE Trans. Computers 57(11): 1540-1549 (2008)
2006
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHaleh Vahedi, Radu Muresan, Stefano Gregori: On-chip current flattening circuit with dynamic voltage scaling. ISCAS 2006
2005
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRadu Muresan, Haleh Vahedi, Y. Zhanrong, Stefano Gregori: Power-smart system-on-chip architecture for embedded cryptosystems. CODES+ISSS 2005: 184-189
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLXuequn Li, Haleh Vahedi, Radu Muresan, Stefano Gregori: An integrated current flattening module for embedded cryptosystems. ISCAS (1) 2005: 436-439
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRadu Muresan, Catherine H. Gebotys: Instantaneous current modeling in a complex VLIW processor core. ACM Trans. Embedded Comput. Syst. 4(2): 415-451 (2005)
2004
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRadu Muresan, Catherine H. Gebotys: Current flattening in software and hardware for security applications. CODES+ISSS 2004: 218-223
2001
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRadu Muresan, Catherine H. Gebotys: Current consumption dynamics at instruction and program level for a VLIW DSP processor. ISSS 2001: 130-135
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCatherine H. Gebotys, Radu Muresan: Modeling Power Dynamics for an Embedded DSP Processor Core. An Empirical Model. VLSI-SOC 2001: 205-216

Coauthor Index

1Catherine H. Gebotys [1] [2] [3] [4]
2Stefano Gregori [5] [6] [7] [8] [9]
3Xuequn Li [5]
4Haleh Vahedi [5] [6] [7] [9]
5Y. Zhanrong [6]

Colors in the list of coauthors

Copyright © Fri Dec 18 14:20:30 2009 by Michael Ley (ley@uni-trier.de)