Mitaro Namiki Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLTomohiro Nishida, Susumu Kanemune, Yukio Idosaka, Mitaro Namiki, Tim Bell, Yasushi Kuno: A CS unplugged design pattern. SIGCSE 2009: 231-235
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKimiyoshi Usami, Toshiaki Shirai, Tasunori Hashida, Hiroki Masuda, Seidai Takeda, Mitsutaka Nakata, Naomi Seki, Hideharu Amano, Mitaro Namiki, Masashi Imai, Masaaki Kondo, Hiroshi Nakamura: Design and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression. VLSI Design 2009: 381-386
2008
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNaomi Seki, Lei Zhao, Jo Kei, Daisuke Ikebuchi, Yu Kojima, Yohei Hasegawa, Hideharu Amano, Toshihiro Kashima, Seidai Takeda, Toshiaki Shirai, Mitsutaka Nakata, Kimiyoshi Usami, Tetsuya Sunata, Jun Kanai, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura: A fine-grain dynamic sleep control scheme in MIPS R3000. ICCD 2008: 612-617
2007
10no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJun Kanai, Mitaro Namiki, Kuniyasu Suzaki, Toshiki Yagi: Mobile Thin-Client System with Fault Tolerance and Scalability by "HTTP-FUSE-KNOPPIX-BOX". PDPTA 2007: 207-213
2006
9no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJun Kanai, Takuro Mori, Takeshi Araki, Noboru Tanabe, Hironori Nakajo, Mitaro Namiki: Implementation of PC Cluster System with Memory Mapped File by Commodity OS. PDPTA 2006: 902-908
8no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLIppei Tate, Yoshiyasu Ogasawara, Mikiko Sato, Koichi Sasada, Kaname Uchikura, Kazunari Asano, Satoshi Watanabe, Mitaro Namiki, Hironori Nakajo: A Model of Implementable SMT Processor on FPGA. PDPTA 2006: 909-915
7no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYoshiyasu Ogasawara, Ippei Tate, Satoshi Watanabe, Mikiko Sato, Koichi Sasada, Kaname Uchikura, Kazunari Asano, Mitaro Namiki, Hironori Nakajo: Towards Reconfigurable Cache Memory for a Multithreaded Processor. PDPTA 2006: 916-924
2005
6no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYoshiyasu Ogasawara, Norito Kato, Masanori Yamato, Mikiko Sato, Koichi Sasada, Kaname Uchikura, Mitaro Namiki, Hironori Nakajo: A New Model of Reconfigurable Cache for an SMT Processor and its FPGA Implementation. PDPTA 2005: 447-453
5no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKaname Uchikura, Koichi Sasada, Mikiko Sato, Masanori Yamato, Norito Kato, Hironori Nakajo, Mitaro Namiki: Development of a Thread Scheduler for SMT Processor Architecture. PDPTA 2005: 454-460
2004
4no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNorito Kato, Masanori Yamato, Osamu Tujimoto, Mikiko Sato, Koichi Sasada, Kaname Uchikura, Mitaro Namiki, Hironori Nakajo: Dynamic Allocation of Physical Register Banks for an SMT Processor. PDPTA 2004: 317-323
2003
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMikiko Sato, Koichi Sasada, Shoji Kawahara, Norito Kato, Masanori Yamato, Hironori Nakajo, Mitaro Namiki: A Process and Thread Management of the Operating System "Future" for On Chip Multithreaded Architecture. PDPTA 2003: 1669-1675
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHironori Nakajo, Masanori Yamato, Shoji Kawahara, Norito Kato, Koichi Sasada, Mikiko Sato, Mitaro Namiki: Performance Evaluation of an On-Chip Multi-Threaded Processor with Cache Memory Managed by Logical Thread Number. PDPTA 2003: 1775-1781
1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKoichi Sasada, Mikiko Sato, Shoji Kawahara, Norito Kato, Masanori Yamato, Hironori Nakajo, Mitaro Namiki: Implementation and Evaluation of a Thread Library for Multithreaded Architecture. PDPTA 2003: 609-615

Coauthor Index

1Hideharu Amano [11] [12]
2Takeshi Araki [9]
3Kazunari Asano [7] [8]
4Timothy C. Bell (Tim Bell) [13]
5Yohei Hasegawa [11]
6Tasunori Hashida [12]
7Yukio Idosaka [13]
8Daisuke Ikebuchi [11]
9Masashi Imai [12]
10Jun Kanai [9] [10] [11]
11Susumu Kanemune [13]
12Toshihiro Kashima [11]
13Norito Kato [1] [2] [3] [4] [5] [6]
14Shoji Kawahara [1] [2] [3]
15Jo Kei [11]
16Yu Kojima [11]
17Masaaki Kondo [11] [12]
18Yasushi Kuno [13]
19Hiroki Masuda [12]
20Takuro Mori [9]
21Hironori Nakajo [1] [2] [3] [4] [5] [6] [7] [8] [9]
22Hiroshi Nakamura [11] [12]
23Mitsutaka Nakata [11] [12]
24Tomohiro Nishida [13]
25Yoshiyasu Ogasawara [6] [7] [8]
26Koichi Sasada [1] [2] [3] [4] [5] [6] [7] [8]
27Mikiko Sato [1] [2] [3] [4] [5] [6] [7] [8]
28Naomi Seki [11] [12]
29Toshiaki Shirai [11] [12]
30Tetsuya Sunata [11]
31Kuniyasu Suzaki [10]
32Seidai Takeda [11] [12]
33Noboru Tanabe [9]
34Ippei Tate [7] [8]
35Osamu Tujimoto [4]
36Kaname Uchikura [4] [5] [6] [7] [8]
37Kimiyoshi Usami [11] [12]
38Satoshi Watanabe [7] [8]
39Toshiki Yagi [10]
40Masanori Yamato [1] [2] [3] [4] [5] [6]
41Lei Zhao [11]

Colors in the list of coauthors

Copyright © Wed Nov 11 17:18:37 2009 by Michael Ley (ley@uni-trier.de)