Kundan Nepal Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNuno Alves, Kundan Nepal, Jennifer Dworak, R. Iris Bahar: Detecting errors using multi-cycle invariance information. DATE 2009: 791-796
2007
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKundan Nepal, R. Iris Bahar, Joseph L. Mundy, William R. Patterson, Alexander Zaslavsky: Interactive presentation: Techniques for designing noise-tolerant multi-level combinational circuits. DATE 2007: 576-581
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKundan Nepal, R. Iris Bahar, Joseph L. Mundy, William R. Patterson, Alexander Zaslavsky: Designing Nanoscale Logic Circuits Based on Markov Random Fields. J. Electronic Testing 23(2-3): 255-266 (2007)
2006
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKundan Nepal, R. Iris Bahar, Joseph L. Mundy, William R. Patterson, Alexander Zaslavsky: Optimizing noise-immune nanoscale circuits using principles of Markov random fields. ACM Great Lakes Symposium on VLSI 2006: 149-152
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKundan Nepal, R. Iris Bahar, Joseph L. Mundy, William R. Patterson, Alexander Zaslavsky: Designing MRF based error correcting circuits for memory elements. DATE 2006: 792-793
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKundan Nepal, R. Iris Bahar, Joseph L. Mundy, William R. Patterson, Alexander Zaslavsky: MRF Reinforcer: A Probabilistic Element for Space Redundancy in Nanoscale Circuits. IEEE Micro 26(5): 19-27 (2006)
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHui-Yuan Song, Kundan Nepal, R. Iris Bahar, Joel Grodstein: Timing analysis for full-custom circuits using symbolic DC formulations. IEEE Trans. on CAD of Integrated Circuits and Systems 25(9): 1815-1830 (2006)
2005
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKundan Nepal, R. Iris Bahar, Joseph L. Mundy, William R. Patterson, Alexander Zaslavsky: Designing logic circuits for probabilistic computation in the presence of noise. DAC 2005: 485-490
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLR. Iris Bahar, Hui-Yuan Song, Kundan Nepal, Joel Grodstein: Symbolic failure analysis of complex CMOS circuits due to excessive leakage current and charge sharing. IEEE Trans. on CAD of Integrated Circuits and Systems 24(4): 502-515 (2005)
2004
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKundan Nepal, Hui-Yuan Song, R. Iris Bahar, Joel Grodstein: RESTA: a robust and extendable symbolic timing analysis tool. ACM Great Lakes Symposium on VLSI 2004: 407-412
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMichelle Bovard, Matthew Gillette, Trishan R. de Lanerolle, Bozidar Marinkovic, Nhon H. Trinh, Peter Votto, David J. Ahlgren, Kundan Nepal, Amir Tamrakar: Design evolution of the Trinity College IGVC robot ALVIN. J. Field Robotics 21(9): 461-469 (2004)

Coauthor Index

1David J. Ahlgren [1]
2Nuno Alves [11]
3R. Iris Bahar [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]
4Michelle Bovard [1]
5Jennifer Dworak [11]
6Matthew Gillette [1]
7Joel Grodstein [2] [3] [5]
8Trishan R. de Lanerolle [1]
9Bozidar Marinkovic [1]
10Joseph L. Mundy [4] [6] [7] [8] [9] [10]
11William R. Patterson [4] [6] [7] [8] [9] [10]
12Hui-Yuan Song [2] [3] [5]
13Amir Tamrakar [1]
14Nhon H. Trinh [1]
15Peter Votto [1]
16Alexander Zaslavsky [4] [6] [7] [8] [9] [10]

Copyright © Fri Dec 4 16:04:45 2009 by Michael Ley (ley@uni-trier.de)