Koji Nii Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShunsuke Okumura, Yusuke Iguchi, Shusuke Yoshimoto, Hidehiro Fujiwara, Hiroki Noguchi, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto: A 0.56-V 128kb 10T SRAM using column line assist (CLA) scheme. ISQED 2009: 659-663
2008
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHidehiro Fujiwara, Koji Nii, Hiroki Noguchi, Junichi Miyakoshi, Yuichiro Murachi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yoshimoto: Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering. IEEE Trans. VLSI Syst. 16(6): 620-627 (2008)
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHiroki Noguchi, Yusuke Iguchi, Hidehiro Fujiwara, Shunsuke Okumura, Yasuhiro Morita, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto: A 10T Non-precharge Two-Port SRAM Reducing Readout Power for Video Processing. IEICE Transactions 91-C(4): 543-552 (2008)
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMasako Fujii, Koji Nii, Hiroshi Makino, Shigeki Ohbayashi, Motoshige Igarashi, Takeshi Kawamura, Miho Yokota, Nobuhiro Tsuda, Tomoaki Yoshizawa, Toshikazu Tsutsui, Naohiko Takeshita, Naofumi Murata, Tomohiro Tanaka, Takanari Fujiwara, Kyoko Asahina, Masakazu Okada, Kazuo Tomita, Masahiko Takeuchi, Shigehisa Yamamoto, Hiromitsu Sugimoto, Hirofumi Shinohara: A Large-Scale, Flip-Flop RAM Imitating a Logic LSI for Fast Development of Process Technology. IEICE Transactions 91-C(8): 1338-1347 (2008)
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHirofumi Shinohara, Koji Nii, Hidetoshi Onodera: Analytical Model of Static Noise Margin in CMOS SRAM for Variation Consideration. IEICE Transactions 91-C(9): 1488-1500 (2008)
2007
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHiroki Noguchi, Yusuke Iguchi, Hidehiro Fujiwara, Yasuhiro Morita, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto: A 10T Non-Precharge Two-Port SRAM for 74% Power Reduction in Video Processing. ISVLSI 2007: 107-112
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYasuhiro Morita, Hidehiro Fujiwara, Hiroki Noguchi, Yusuke Iguchi, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto: Area Comparison between 6T and 8T SRAM Cells in Dual-Vdd Scheme and DVS Scheme. IEICE Transactions 90-A(12): 2695-2702 (2007)
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYasuhiro Morita, Hidehiro Fujiwara, Hiroki Noguchi, Yusuke Iguchi, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto: Area Optimization in 6T and 8T SRAM Cells Considering Vth Variation in Future Processes. IEICE Transactions 90-C(10): 1949-1956 (2007)
2006
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHidehiro Fujiwara, Koji Nii, Junichi Miyakoshi, Yuichiro Murachi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yoshimoto: A two-port SRAM for real-time video processor saving 53% of bitline power with majority logic and data-bit reordering. ISLPED 2006: 61-66
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYasuhiro Morita, Hidehiro Fujiwara, Hiroki Noguchi, Kentaro Kawakami, Junichi Miyakoshi, Shinji Mikami, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto: A 0.3-V Operating, Vth-Variation-Tolerant SRAM under DVS Environment for Memory-Rich SoC in 90-nm Technology Era and Beyond. IEICE Transactions 89-A(12): 3634-3641 (2006)
2005
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYasumasa Tsukamoto, Koji Nii, Susumu Imaoka, Yuji Oda, Shigeki Ohbayashi, Tomoaki Yoshizawa, Hiroshi Makino, Koichiro Ishibashi, Hirofumi Shinohara: Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability. ICCAD 2005: 398-405
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNiichi Itoh, Yasumasa Tsukamoto, Takeshi Shibagaki, Koji Nii, Hidehiro Takata, Hiroshi Makino: A 32×24-bit multiplier-accumulator with advanced rectangular styled Wallace-tree structure. ISCAS (1) 2005: 73-76
1998
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKoji Nii, Hiroshi Makino, Yoshiki Tujihashi, Chikayoshi Morishima, Yasushi Hayakawa, Hiroyuki Nunogami, Takahiko Arakawa, Hisanori Hamano: A low power SRAM using auto-backgate-controlled MT-CMOS. ISLPED 1998: 293-298

Coauthor Index

1Takahiko Arakawa [1]
2Kyoko Asahina [10]
3Masako Fujii [10]
4Hidehiro Fujiwara [4] [5] [6] [7] [8] [11] [12] [13]
5Takanari Fujiwara [10]
6Hisanori Hamano [1]
7Yasushi Hayakawa [1]
8Motoshige Igarashi [10]
9Yusuke Iguchi [6] [7] [8] [11] [13]
10Susumu Imaoka [3]
11Koichiro Ishibashi [3]
12Niichi Itoh [2]
13Hiroshi Kawaguchi [4] [5] [6] [7] [8] [11] [12] [13]
14Kentaro Kawakami [4]
15Takeshi Kawamura [10]
16Hiroshi Makino [1] [2] [3] [10]
17Shinji Mikami [4]
18Junichi Miyakoshi [4] [5] [12]
19Chikayoshi Morishima [1]
20Yasuhiro Morita [4] [5] [6] [7] [8] [11] [12]
21Yuichiro Murachi [5] [12]
22Naofumi Murata [10]
23Hiroki Noguchi [4] [6] [7] [8] [11] [12] [13]
24Hiroyuki Nunogami [1]
25Yuji Oda [3]
26Shigeki Ohbayashi [3] [10]
27Masakazu Okada [10]
28Shunsuke Okumura [11] [13]
29Hidetoshi Onodera [9]
30Takeshi Shibagaki [2]
31Hirofumi Shinohara [3] [9] [10]
32Hiromitsu Sugimoto [10]
33Hidehiro Takata [2]
34Naohiko Takeshita [10]
35Masahiko Takeuchi [10]
36Tomohiro Tanaka [10]
37Kazuo Tomita [10]
38Nobuhiro Tsuda [10]
39Yasumasa Tsukamoto [2] [3]
40Toshikazu Tsutsui [10]
41Yoshiki Tujihashi [1]
42Shigehisa Yamamoto [10]
43Miho Yokota [10]
44Masahiko Yoshimoto [4] [5] [6] [7] [8] [11] [12] [13]
45Shusuke Yoshimoto [13]
46Tomoaki Yoshizawa [3] [10]

Copyright © Sat Nov 28 20:06:51 2009 by Michael Ley (ley@uni-trier.de)