| 2012 | ||
|---|---|---|
| 88 | Miad Faezipour, Mehrdad Nourani, Adnan Saeed, Sateesh Addepalli: Progress and challenges in intelligent vehicle area networks. Commun. ACM 55(2): 90-100 (2012) | |
| 2011 | ||
| 87 | Sarah Ostadabbas, Rasoul Yousefi, Mehrdad Nourani, Miad Faezipour, Lakshman Tamil, Matthew Pompeo: A Posture Scheduling Algorithm Using Constrained Shortest Path to Prevent Pressure Ulcers. BIBM 2011: 327-332 | |
| 86 | Masoud Farshbaf, Sarah Ostadabbas, Rasoul Yousefi, Mehrdad Nourani, Matthew Pompeo: Pressure ulcer monitoring and intervention: A software platform. BIBM Workshops 2011: 897-898 | |
| 85 | Baile Xie, Wenxun Qiu, Hlaing Minn, Lakshman Tamil, Mehrdad Nourani: An Improved Approach for Real-time Detection of Sleep Apnea. BIOSIGNALS 2011: 169-175 | |
| 84 | Rasoul Yousefi, Sarah Ostadabbas, Miad Faezipour, Mehrdad Nourani, V. Ng, Lakshman Tamil, A. Bowling, D. Behan, Matthew Pompeo: A smart bed platform for monitoring & Ulcer prevention. BMEI 2011: 1362-1366 | |
| 2010 | ||
| 83 | Miad Faezipour, Adnan Saeed, Mehrdad Nourani: Automated ECG profiling and beat classification. ICASSP 2010: 2198-2201 | |
| 82 | Ali Namazi, Mehrdad Nourani, M. Saquib: A Fault-Tolerant Interconnect Mechanism for NMR Nanoarchitectures. IEEE Trans. VLSI Syst. 18(10): 1433-1446 (2010) | |
| 81 | Ali Namazi, Mehrdad Nourani: Gate-Level Redundancy: A New Design-for-Reliability Paradigm for Nanotechnologies. IEEE Trans. VLSI Syst. 18(5): 775-786 (2010) | |
| 80 | Miad Faezipour, Adnan Saeed, Suma Chandrika Bulusu, Mehrdad Nourani, Hlaing Minn, Lakshman Tamil: A patient-adaptive profiling scheme for ECG beat classification. IEEE Transactions on Information Technology in Biomedicine 14(5): 1153-1165 (2010) | |
| 2009 | ||
| 79 | Miad Faezipour, Mehrdad Nourani, Rina Panigrahy: A hardware platform for efficient worm outbreak detection. ACM Trans. Design Autom. Electr. Syst. 14(4): (2009) | |
| 78 | Miad Faezipour, Mehrdad Nourani: Wire-Speed TCAM-Based Architectures for Multimatch Packet Classification. IEEE Trans. Computers 58(1): 5-17 (2009) | |
| 77 | Adnan Saeed, Miad Faezipour, Mehrdad Nourani, Subhash Banerjee, Gil Lee, Gopal Gupta, Lakshman Tamil: A Scalable Wireless Body Area Network for Bio-Telemetry. JIPS 5(2): 77-86 (2009) | |
| 2008 | ||
| 76 | Miad Faezipour, Mehrdad Nourani: Reconfigurable Constraint Repetition Unit for Regular Expression Matching. FCCM 2008: 279-280 | |
| 75 | Miad Faezipour, Mehrdad Nourani: Regular Expression Matching for Reconfigurable Constraint Repetition Inspection. GLOBECOM 2008: 2094-2098 | |
| 74 | Miad Faezipour, Mehrdad Nourani: Constraint Repetition Inspection for Regular Expression on FPGA. Hot Interconnects 2008: 111-118 | |
| 73 | Ali Namazi, S. Askari, Mehrdad Nourani: Highly reliable A/D converter using analog voting. ICCD 2008: 334-339 | |
| 72 | Mehrdad Nourani, Mohammad Tehranipoor, Nisar Ahmed: Low-Transition Test Pattern Generation for BIST-Based Applications. IEEE Trans. Computers 57(3): 303-315 (2008) | |
| 2007 | ||
| 71 | Miad Faezipour, Mehrdad Nourani, Rina Panigrahy: A Real-Time Worm Outbreak Detection System Using Shared Counters. Hot Interconnects 2007: 65-72 | |
| 70 | Ali Namazi, Mehrdad Nourani: Distributed voting for fault-tolerant nanoscale systems. ICCD 2007: 568-573 | |
| 69 | Mohammad J. Akhbarizadeh, Mehrdad Nourani, Rina Panigrahy, Samar Sharma: A TCAM-Based Parallel Architecture for High-Speed Packet Forwarding. IEEE Trans. Computers 56(1): 58-72 (2007) | |
| 68 | A. Amirabadi, Ali Afzali-Kusha, Y. Mortazavi, Mehrdad Nourani: Clock Delayed Domino Logic With Efficient Variable Threshold Voltage Keeper. IEEE Trans. VLSI Syst. 15(2): 125-134 (2007) | |
| 2006 | ||
| 67 | Miad Faezipour, Mehrdad Nourani: A Customized TCAM Architecture for Multi-Match Packet Classification. GLOBECOM 2006 | |
| 66 | Mehrdad Nourani, Miad Faezipour: A Single-Cycle Multi-Match Packet Classification Engine Using TCAMs. Hot Interconnects 2006: 73-80 | |
| 65 | Mehrdad Nourani, Deepak S. Vijayasarathi, Poras T. Balsara: Reconfigurable CAM Architecture for Network Search Engines. ICCD 2006 | |
| 64 | Mehrdad Nourani, Arun Radhakrishnan: Modeling and Testing Process Variation in Nanometer CMOS. ITC 2006: 1-10 | |
| 63 | Mehrdad Nourani, Arun Radhakrishnan: Testing On-Die Process Variation in Nanometer VLSI. IEEE Design & Test of Computers 23(6): 438-451 (2006) | |
| 62 | Mohammad J. Akhbarizadeh, Mehrdad Nourani, Deepak S. Vijayasarathi, T. Balsara: A nonredundant ternary CAM circuit for network search engines. IEEE Trans. VLSI Syst. 14(3): 268-278 (2006) | |
| 2005 | ||
| 61 | Mohammad Tehranipoor, Mehrdad Nourani, Nisar Ahmed: Low Transition LFSR for BIST-Based Applications. Asian Test Symposium 2005: 138-143 | |
| 60 | Mohammad J. Akhbarizadeh, Mehrdad Nourani, Rina Panigrahy, Samar Sharma: High-Speed and Low-Power Network Search Engine Using Adaptive Block-Selection Scheme. Hot Interconnects 2005: 73-78 | |
| 59 | Deepak S. Vijayasarathi, Mehrdad Nourani, Mohammad J. Akhbarizadeh, Poras T. Balsara: Ripple-Precharge TCAM A Low-Power Solution for Network Search Engines. ICCD 2005: 243-248 | |
| 58 | A. Amirabadi, Y. Mortazavi, Nariman Moezzi Madani, Ali Afzali-Kusha, Mehrdad Nourani: Domino logic with an efficient variable threshold voltage keeper. ISCAS (2) 2005: 1674-1677 | |
| 57 | Morteza Gholipour, Hamid Shojaee, Ali Afzali-Kusha, Ahmad Khademzadeh, Mehrdad Nourani: An efficient model for performance analysis of asynchronous pipeline design methods. ISCAS (5) 2005: 5234-5237 | |
| 56 | Mehrdad Nourani, Arun Radhakrishnan: Power-supply noise in SoCs: ATPG, estimation and control. ITC 2005: 10 | |
| 55 | Mehrdad Nourani, Mohammad Tehranipoor, Nisar Ahmed: Pattern Generation and Estimation for Power Supply Noise Analysis. VTS 2005: 439-444 | |
| 54 | Mehrdad Nourani, Mohammad H. Tehranipour: RL-huffman encoding for test compression and power reduction in scan applications. ACM Trans. Design Autom. Electr. Syst. 10(1): 91-115 (2005) | |
| 53 | Mohammad J. Akhbarizadeh, Mehrdad Nourani: Throughput increase in packet forwarding engines using adaptive block-selection scheme. IEEE Communications Letters 9(9): 838-840 (2005) | |
| 52 | Mohammad J. Akhbarizadeh, Mehrdad Nourani, Cyrus D. Cantrell: Prefix Segregation Scheme for a TCAM-Based IP Forwarding Engine. IEEE Micro 25(4): 48-63 (2005) | |
| 51 | James Chin, Mehrdad Nourani: FITS: An Integrated ILP-Based Test Scheduling Environment. IEEE Trans. Computers 54(12): 1598-1613 (2005) | |
| 50 | Mohammad Tehranipoor, Mehrdad Nourani, Krishnendu Chakrabarty: Nine-coded compression technique for testing embedded cores in SoCs. IEEE Trans. VLSI Syst. 13(6): 719-731 (2005) | |
| 49 | Mohammad J. Akhbarizadeh, Mehrdad Nourani: Hardware-based IP routing using partitioned lookup table. IEEE/ACM Trans. Netw. 13(4): 769-781 (2005) | |
| 48 | Behnam Robatmili, Nasser Yazdani, Mehrdad Nourani: Optimizing SMT processors for IP-packet processing. Microprocessors and Microsystems 29(7): 337-349 (2005) | |
| 2004 | ||
| 47 | A. Amirabadi, Javid Jaffari, Ali Afzali-Kusha, Mehrdad Nourani, Ali Khaki-Firooz: Leakage current reduction by new technique in standby mode. ACM Great Lakes Symposium on VLSI 2004: 158-161 | |
| 46 | Mohammad H. Tehranipour, Mehrdad Nourani, Krishnendu Chakrabarty: Nine-Coded Compression Technique with Application to Reduced Pin-Count Testing and Flexible On-Chip Decompression. DATE 2004: 1284-1289 | |
| 45 | James Chin, Mehrdad Nourani: SoC Test Scheduling with Power-Time Tradeoff and Hot Spot Avoidance. DATE 2004: 710-711 | |
| 44 | Mohammad J. Akhbarizadeh, Mehrdad Nourani, Deepak S. Vijayasarathi, Poras T. Balsara: PCAM: A Ternary CAM Optimized for Longest Prefix Matching Tasks. ICCD 2004: 6-11 | |
| 43 | Behnam Robatmili, Nasser Yazdani, Mehrdad Nourani: NPSMT: A Simulation Environment for SMT Packet Processors. ISCA PDCS 2004: 151-156 | |
| 42 | Mohammad H. Tehranipour, Mehrdad Nourani, Karim Arabi, Ali Afzali-Kusha: Mixed RL-Huffman encoding for power reduction and data compression in scan test. ISCAS (2) 2004: 681-684 | |
| 41 | Nisar Ahmed, Mohammad H. Tehranipour, Mehrdad Nourani: Low power pattern generation for BIST architecture. ISCAS (2) 2004: 689-692 | |
| 40 | Nisar Ahmed, Mohammad H. Tehranipour, Dian Zhou, Mehrdad Nourani: Frequency driven repeater insertion for deep submicron. ISCAS (5) 2004: 181-184 | |
| 39 | Ali Abbasian, Safar Hatami, Ali Afzali-Kusha, Mehrdad Nourani, Caro Lucas: Event-driven dynamic power management based on wavelet forecasting theory. ISCAS (5) 2004: 325-328 | |
| 38 | Kendrick Baker, Mehrdad Nourani: Interconnect Test Pattern Generation Algorithm For Meeting Device and Global SSO Limits With Safe Initial Vectors. ITC 2004: 163-172 | |
| 37 | Behnam Robatmili, Nasser Yazdani, Somayeh Sardashti, Mehrdad Nourani: Thread-Sensitive Instruction Issue for SMT Processors. Computer Architecture Letters 3: (2004) | |
| 36 | Mohammad H. Tehranipour, Nisar Ahmed, Mehrdad Nourani: Testing SoC interconnects for signal integrity using extended JTAG architecture. IEEE Trans. on CAD of Integrated Circuits and Systems 23(5): 800-811 (2004) | |
| 2003 | ||
| 35 | Nisar Ahmed, Mohammad H. Tehranipour, Mehrdad Nourani: Extending JTAG for Testing Signal Integrity in SoCs. DATE 2003: 10218-10223 | |
| 34 | Mehrdad Nourani, James Chin: Power-Time Tradeoff in Test Scheduling for SoCs. ICCD 2003: 548-553 | |
| 33 | Mohammad H. Tehranipour, Nisar Ahmed, Mehrdad Nourani: Multiple Transition Model and Enhanced Boundary Scan Architecture to Test Interconnects for Signal Integrity. ICCD 2003: 554- | |
| 32 | Ali Abbasian, S. H. Rasouli, Ali Afzali-Kusha, Mehrdad Nourani: No-race charge recycling complementary pass transistor logic (NCRCPL) for low power applications. ISCAS (5) 2003: 289-292 | |
| 31 | Mohammad H. Tehranipour, Mehrdad Nourani, Seid Mehdi Fakhraie, Ali Afzali-Kusha: Systematic test program generation for SoC testing using embedded processor. ISCAS (5) 2003: 541-544 | |
| 30 | Mohammad H. Tehranipour, Nisar Ahmed, Mehrdad Nourani: Testing SoC Interconnects for Signal Integrity Using Boundary Scan. VTS 2003: 158-172 | |
| 29 | Mehrdad Nourani, Mohammad J. Akhbarizadeh: Reconfigurable memory architecture for scalable IP forwarding engines. Microprocessors and Microsystems 27(5-6): 253-263 (2003) | |
| 2002 | ||
| 28 | Amir Attarha, Mehrdad Nourani: Signal integrity fault analysis using reduced-order modeling. DAC 2002: 367-370 | |
| 27 | Mohammad H. Tehranipour, Mehrdad Nourani: Signal Integrity Loss in SoC's Interconnects: A Diagnosis Approach Using Embedded Microprocessor. ITC 2002: 1093-1102 | |
| 26 | Mehrdad Nourani, James Chin: Testing High-Speed SoCs Using Low-Speed ATEs. VTS 2002: 133-138 | |
| 25 | Amir Attarha, Mehrdad Nourani: Test Pattern Generation for Signal Integrity Faults on Long Interconnects. VTS 2002: 336-344 | |
| 24 | Mehrdad Nourani, Christos A. Papachristou: False path exclusion in delay analysis of RTL structures. IEEE Trans. VLSI Syst. 10(1): 30-43 (2002) | |
| 23 | Mehrdad Nourani, Amir Attarha: Signal Integrity: Fault Modeling and Testing in High-Speed SoCs. J. Electronic Testing 18(4-5): 539-554 (2002) | |
| 2001 | ||
| 22 | Mehrdad Nourani, Amir Attarha: Built-In Self-Test for Signal Integrity. DAC 2001: 792-797 | |
| 21 | Amir Attarha, Mehrdad Nourani: Testing interconnects for noise and skew in gigahertz SoCs. ITC 2001: 305-314 | |
| 20 | Amir Attarha, Mehrdad Nourani: Built-In-Chip Testing of Voltage Overshoots in High-Speed SoCs. VTS 2001: 111-116 | |
| 19 | Mehrdad Nourani, Joan Carletta, Christos A. Papachristou: Integrated test of interacting controllers and datapaths. ACM Trans. Design Autom. Electr. Syst. 6(3): 401-422 (2001) | |
| 2000 | ||
| 18 | Mehrdad Nourani, Joan Carletta, Christos A. Papachristou: Synthesis-for-testability of controller-datapath pairs that use gated clocks. DAC 2000: 613-618 | |
| 17 | Amir Attarha, Mehrdad Nourani, Caro Lucas: Modeling and simulation of real defects using fuzzy logic. DAC 2000: 631-636 | |
| 16 | Joan Carletta, Christos A. Papachristou, Mehrdad Nourani: Detecting Undetectable Controller Faults Using Power Analysis. DATE 2000: 723-728 | |
| 15 | Mehrdad Nourani, Christos A. Papachristou: An ILP formulation to optimize test access mechanism in system-on-chip testing. ITC 2000: 902-910 | |
| 14 | Mehrdad Nourani, Christos A. Papachristou: Stability-based algorithms for high-level synthesis of digital ASICs. IEEE Trans. VLSI Syst. 8(4): 431-435 (2000) | |
| 1999 | ||
| 13 | Christos A. Papachristou, F. Martin, Mehrdad Nourani: Microprocessor Based Testing for Core-Based System on Chip. DAC 1999: 586-591 | |
| 12 | Joan Carletta, Mehrdad Nourani, Christos A. Papachristou: Synthesis of Controllers for Full Testability of Integrated Datapath-Controller Pairs. DATE 1999: 278-282 | |
| 11 | Christos A. Papachristou, Mehrdad Nourani, Mark Spining: A multiple clocking scheme for low-power RTL design. IEEE Trans. VLSI Syst. 7(2): 266-276 (1999) | |
| 10 | Mehrdad Nourani, Christos A. Papachristou: Structural Fault Testing of Embedded Cores Using Pipelining. J. Electronic Testing 15(1-2): 129-144 (1999) | |
| 1998 | ||
| 9 | Mehrdad Nourani, Christos A. Papachristou: A Bypass Scheme for Core-Based System Fault Testing. DATE 1998: 979-980 | |
| 8 | Mehrdad Nourani, Christos A. Papachristou: Parallelism in Structural Fault Testing of Embedded Cores. VTS 1998: 15-21 | |
| 1997 | ||
| 7 | Mehrdad Nourani, Joan Carletta, Christos A. Papachristou: A Scheme for Integrated Controller-Datapath Fault Testing. DAC 1997: 546-551 | |
| 6 | Mehrdad Nourani, Christos A. Papachristou: Structural BIST insertion using behavioral test analysis. ED&TC 1997: 64-68 | |
| 1996 | ||
| 5 | Christos A. Papachristou, Mark Spining, Mehrdad Nourani: An Effective Power Management Scheme for RTL Design Based on Multiple Clocks. DAC 1996: 337-342 | |
| 1995 | ||
| 4 | Christos A. Papachristou, Mark Spining, Mehrdad Nourani: A multiple clocking scheme for low power RTL design. ISLPD 1995: 27-32 | |
| 1993 | ||
| 3 | Mehrdad Nourani, Christos A. Papachristou: A Layout Estimation Algorithm for RTL Datapaths. DAC 1993: 285-291 | |
| 2 | Christos A. Papachristou, Haidar Harmanani, Mehrdad Nourani: An Approach for Redesigning in Data Path Synthesis. DAC 1993: 419-423 | |
| 1992 | ||
| 1 | Mehrdad Nourani, Christos A. Papachristou: Move Frame Scheduling and Mixed Scheduling-Allocation for the Automated Synthesis of Digital Systems. DAC 1992: 99-105 | |
Colors in the list of coauthors
Last update Fri May 25 01:42:58 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page