He Peng Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHe Peng, Chung-Kuan Cheng: Parallel transistor level circuit simulation using domain decomposition methods. ASP-DAC 2009: 397-402
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAmirali Shayan Arani, Xiang Hu, He Peng, Chung-Kuan Cheng, Wenjian Yu, Mikhail Popovich, Thomas Toms, Xiaoming Chen: Reliability aware through silicon via planning for 3D stacked ICs. DATE 2009: 288-291
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHe Peng, Chung-Kuan Cheng: Parallel transistor level full-chip circuit simulation. DATE 2009: 304-307
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAmirali Shayan Arani, Xiang Hu, He Peng, Wenjian Yu, Wanping Zhang, Chung-Kuan Cheng, Mikhail Popovich, Xiaoming Chen, Lew Chua-Eoan, Xiaohua Kong: Parallel flow to analyze the impact of the voltage regulator model in nanoscale power distribution network. ISQED 2009: 576-581
2008
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHuang Lin, He Peng: Machine Recognition for Broad-Leaved Trees Based on Synthetic Features of Leaves Using Probabilistic Neural Network. CSSE (4) 2008: 871-877
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWanping Zhang, Yi Zhu, Wenjian Yu, Ling Zhang, Rui Shi, He Peng, Zhi Zhu, Lew Chua-Eoan, Rajeev Murgai, Toshiyuki Shibuya, Nuriyoki Ito, Chung-Kuan Cheng: Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network. DATE 2008: 537-540
2007
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWanping Zhang, Ling Zhang, Rui Shi, He Peng, Zhi Zhu, Lew Chua-Eoan, Rajeev Murgai, Toshiyuki Shibuya, Noriyuki Ito, Chung-Kuan Cheng: Fast power network analysis with multiple clock domains. ICCD 2007: 456-463
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHe Peng, Chung-Kuan Cheng: Fast Transient Simulation of Lossy Transmission Lines. ISCAS 2007: 2706-2709
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLZhengyong Zhu, He Peng, Chung-Kuan Cheng, Khosro Rouz, Manjit Borah, Ernest S. Kuh: Two-Stage Newton-Raphson Method for Transistor-Level Simulation. IEEE Trans. on CAD of Integrated Circuits and Systems 26(5): 881-895 (2007)

Coauthor Index

1Amirali Shayan Arani [6] [8]
2Manjit Borah [1]
3Xiaoming Chen [6] [8]
4Chung-Kuan Cheng [1] [2] [3] [4] [6] [7] [8] [9]
5Lew Chua-Eoan [3] [4] [6]
6Xiang Hu [6] [8]
7Noriyuki Ito [3]
8Nuriyoki Ito [4]
9Xiaohua Kong [6]
10Ernest S. Kuh [1]
11Huang Lin [5]
12Rajeev Murgai [3] [4]
13Mikhail Popovich [6] [8]
14Khosro Rouz [1]
15Rui Shi [3] [4]
16Toshiyuki Shibuya [3] [4]
17Thomas Toms [8]
18Wenjian Yu [4] [6] [8]
19Ling Zhang [3] [4]
20Wanping Zhang [3] [4] [6]
21Yi Zhu [4]
22Zhengyong Zhu [1]
23Zhi Zhu [3] [4]

Colors in the list of coauthors

Copyright © Fri Nov 13 21:28:18 2009 by Michael Ley (ley@uni-trier.de)