Nikos Pitsianis Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYuanrui Zhang, Mahmut T. Kandemir, Nikos Pitsianis, Xiaobai Sun: Exploring parallelization strategies for NUFFT data translation. EMSOFT 2009: 187-196
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJungsub Kim, Lanping Deng, Prasanth Mangalagiri, Kevin M. Irick, Kanwaldeep Sobti, Mahmut T. Kandemir, Vijaykrishnan Narayanan, Chaitali Chakrabarti, Nikos Pitsianis, Xiaobai Sun: An Automated Framework for Accelerating Numerical Algorithms on Reconfigurable Platforms Using Algorithmic/Architectural Optimization. IEEE Trans. Computers 58(12): 1654-1667 (2009)
2007
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJungsub Kim, Prasanth Mangalagiri, Kevin M. Irick, Mahmut T. Kandemir, Vijay Narayanan, Kanwaldeep Sobti, Lanping Deng, Chaitali Chakrabarti, Nikos Pitsianis, Xiaobai Sun: TANOR: A Tool for Accelerating N-Body Simulations on Reconfigurable Platforms. FPL 2007: 68-73
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKanwaldeep Sobti, Lanping Deng, Chaitali Chakrabarti, Nikos Pitsianis, Xiaobai Sun, Jungsub Kim, Prasanth Mangalagiri, Kevin M. Irick, Mahmut T. Kandemir, Vijay Narayanan: Efficient Function Evaluations with Lookup Tables for Structured Matrix Operations. SiPS 2007: 463-468
2003
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLNikos Pitsianis, Gerald G. Pechanek: Indirect VLIW memory allocation for the ManArray multiprocessor DSP. SIGARCH Computer Architecture News 31(1): 69-74 (2003)
1999
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLGerald G. Pechanek, Stamatis Vassiliadis, Nikos Pitsianis: ManArray Processor Interconnection Network: An Introduction. Euro-Par 1999: 761-765

Coauthor Index

1Chaitali Chakrabarti [3] [4] [5]
2Lanping Deng [3] [4] [5]
3Kevin M. Irick [3] [4] [5]
4Mahmut T. Kandemir [3] [4] [5] [6]
5Jungsub Kim [3] [4] [5]
6Prasanth Mangalagiri [3] [4] [5]
7Vijay Narayanan [3] [4]
8Gerald G. Pechanek [1] [2]
9Kanwaldeep Sobti [3] [4] [5]
10Xiaobai Sun [3] [4] [5] [6]
11Stamatis Vassiliadis [1]
12Narayanan Vijaykrishnan (Vijaykrishnan Narayanan) [5]
13Yuanrui Zhang [6]

Colors in the list of coauthors

Copyright © Tue Feb 9 14:55:32 2010 by Michael Ley (ley@uni-trier.de)