Marta Portela-García Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMario García-Valderas, Luis Entrena, Raúl Fernández Cardenal, Celia López-Ongil, Marta Portela-García: SET Emulation Under a Quantized Delay Model. J. Electronic Testing 25(1): 107-116 (2009)
2007
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMario García-Valderas, Raúl Fernández Cardenal, Celia López-Ongil, Marta Portela-García, Luis Entrena: SET Emulation Under a Quantized Delay Model. DFT 2007: 68-77
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMarta Portela-García, Celia López-Ongil, Mario García-Valderas, Luis Entrena: A Rapid Fault Injection Approach for Measuring SEU Sensitivity in Complex Processors. IOLTS 2007: 101-106
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCelia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes: Techniques for Fast Transient Fault Grading Based on Autonomous Emulation CoRR abs/0710.4757: (2007)
2006
7no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMario García-Valderas, Marta Portela-García, Celia López-Ongil, Luis Entrena-Arrontes: An Extension of Transient Fault Emulation Techniques to Circuits with Embedded Memories. DDECS 2006: 218-219
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMatteo Sonza Reorda, Luca Sterpone, Massimo Violante, Marta Portela-García, Celia López-Ongil, Luis Entrena: Fault Injection-based Reliability Evaluation of SoPCs. European Test Symposium 2006: 75-82
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMario García-Valderas, Marta Portela-García, Celia López-Ongil, Luis Entrena: Emulation-based Fault Injection in Circuits with Embedded Memories. IOLTS 2006: 183-184
2005
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCelia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes: Techniques for Fast Transient Fault Grading Based on Autonomous Emulation. DATE 2005: 308-309
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCelia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes: An Autonomous FPGA-based Emulation System for Fast Fault Tolerant Evaluation. FPL 2005: 397-402
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCelia López-Ongil, Mario García-Valderas, Marta Portela-García, Luis Entrena-Arrontes: Autonomous Transient Fault Emulation on FPGAs for Accelerating Fault Grading. IOLTS 2005: 43-48
2004
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMario García-Valderas, Celia López-Ongil, Marta Portela-García, Luis Entrena: Transient Fault Emulation of Hardened Circuits in FPGA Platforms. IOLTS 2004: 109-114

Coauthor Index

1Raúl Fernández Cardenal [10] [11]
2Luis Entrena (Luis Entrena-Arrontes) [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]
3Mario García-Valderas [1] [2] [3] [4] [5] [7] [8] [9] [10] [11]
4Celia López-Ongil (Celia López) [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]
5Matteo Sonza Reorda [6]
6Luca Sterpone [6]
7Massimo Violante [6]

Copyright © Thu Dec 10 16:00:26 2009 by Michael Ley (ley@uni-trier.de)