Edwin Rijpkema Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2005
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLBiniam Gebremichael, Frits W. Vaandrager, Miaomiao Zhang, Kees Goossens, Edwin Rijpkema, Andrei Radulescu: Deadlock Prevention in the Æthereal Protocol. CHARME 2005: 345-348
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKees Goossens, John Dielissen, Om Prakash Gangwal, Santiago González Pestana, Andrei Radulescu, Edwin Rijpkema: A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification. DATE 2005: 1182-1187
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAndrei Radulescu, John Dielissen, Santiago González Pestana, Om Prakash Gangwal, Edwin Rijpkema, Paul Wielage, Kees G. W. Goossens: An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration. IEEE Trans. on CAD of Integrated Circuits and Systems 24(1): 4-17 (2005)
2004
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSantiago González Pestana, Edwin Rijpkema, Andrei Radulescu, Kees G. W. Goossens, Om Prakash Gangwal: Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach. DATE 2004: 764-769
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAndrei Radulescu, John Dielissen, Kees G. W. Goossens, Edwin Rijpkema, Paul Wielage: An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration. DATE 2004: 878-883
2003
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEdwin Rijpkema, Kees G. W. Goossens, Andrei Radulescu, John Dielissen, Jef L. van Meerbergen, Paul Wielage, E. Waterlander: Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip. DATE 2003: 10350-10355
2002
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEd F. Deprettere, Edwin Rijpkema, Bart Kienhuis: Translating Imperative Affine Nested Loop Programs into Process Networks. Embedded Processor Design Challenges 2002: 89-111
2000
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEd F. Deprettere, Edwin Rijpkema, Paul Lieverse, Bart Kienhuis: High Level Modeling for Parallel Executions of Nested Loop Algorithms. ASAP 2000: 79-91
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLBart Kienhuis, Edwin Rijpkema, Ed F. Deprettere: Compaan: deriving process networks from Matlab for embedded signal processing architectures. CODES 2000: 13-17
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEdwin Rijpkema, Ed F. Deprettere, Bart Kienhuis: Deriving Process Networks from Nested Loop Algorithms. Parallel Processing Letters 10(2/3): 165-176 (2000)
1997
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEdwin Rijpkema, Gerben J. Hekstra, Ed F. Deprettere, Jun Ma: A strategy for determining a Jacobi specific dataflow processor. ASAP 1997: 53-

Coauthor Index

1Ed F. Deprettere [1] [2] [3] [4] [5]
2John Dielissen [6] [7] [9] [10]
3Om Prakash Gangwal [8] [9] [10]
4Biniam Gebremichael [11]
5Kees G. W. Goossens (Kees Goossens) [6] [7] [8] [9] [10] [11]
6Gerben J. Hekstra [1]
7Bart Kienhuis [2] [3] [4] [5]
8Paul Lieverse [4]
9Jun Ma [1]
10Jef L. van Meerbergen [6]
11Santiago González Pestana [8] [9] [10]
12Andrei Radulescu [6] [7] [8] [9] [10] [11]
13Frits W. Vaandrager [11]
14E. Waterlander [6]
15Paul Wielage [6] [7] [9]
16Miaomiao Zhang [11]

Colors in the list of coauthors

Copyright © Fri Nov 27 15:43:12 2009 by Michael Ley (ley@uni-trier.de)