F. Jesús Sánchez Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2008
24Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCarlos Madriles, Carlos García Quiñones, F. Jesús Sánchez, Pedro Marcuello, Antonio González, Dean M. Tullsen, Hong Wang, John Paul Shen: Mitosis: A Speculative Multithreaded Processor Based on Precomputation Slices. IEEE Trans. Parallel Distrib. Syst. 19(7): 914-925 (2008)
2007
23Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosep M. Codina, F. Jesús Sánchez, Antonio González: Virtual Cluster Scheduling Through the Scheduling Graph. CGO 2007: 89-101
2006
22Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEnric Gibert, F. Jesús Sánchez, Antonio González: Instruction scheduling for a clustered VLIW processor with a word-interleaved cache. Concurrency and Computation: Practice and Experience 18(11): 1391-1411 (2006)
2005
21Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEnric Gibert, Jaume Abella, F. Jesús Sánchez, Xavier Vera, Antonio González: Variable-Based Multi-module Data Caches for Clustered VLIW Processors. IEEE PACT 2005: 207-217
20no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCarlos Madriles, Carlos García Quiñones, F. Jesús Sánchez, Pedro Marcuello, Antonio González: The Mitosis Speculative Multithreaded Architectures. PARCO 2005: 27-40
19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLCarlos García Quiñones, Carlos Madriles, F. Jesús Sánchez, Pedro Marcuello, Antonio González, Dean M. Tullsen: Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices. PLDI 2005: 269-279
18Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEnric Gibert, F. Jesús Sánchez, Antonio González: Distributed Data Cache Designs for Clustered VLIW Processors. IEEE Trans. Computers 54(10): 1227-1241 (2005)
2003
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEnric Gibert, F. Jesús Sánchez, Antonio González: Local Scheduling Techniques for Memory Coherence in a Clustered VLIW Processor with a Distributed Data Cache. CGO 2003: 193-203
16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEnric Gibert, F. Jesús Sánchez, Antonio González: Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors. MICRO 2003: 315-325
2002
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEnric Gibert, F. Jesús Sánchez, Antonio González: An interleaved cache clustered VLIW processor. ICS 2002: 210-219
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlex Aletà, Josep M. Codina, F. Jesús Sánchez, Antonio González, David R. Kaeli: Exploiting Pseudo-Schedules to Guide Data Dependence Graph Partitioning. IEEE PACT 2002: 281-290
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEnric Gibert, F. Jesús Sánchez, Antonio González: Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor. MICRO 2002: 123-133
2001
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJosep M. Codina, F. Jesús Sánchez, Antonio González: A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors. IEEE PACT 2001: 175-184
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlex Aletà, Josep M. Codina, F. Jesús Sánchez, Antonio González: Graph-partitioning based instruction scheduling for clustered processors. MICRO 2001: 150-159
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Jesús Sánchez, Antonio González: Clustered Modulo Scheduling in a VLIW Architecture with Distributed Cache . J. Instruction-Level Parallelism 3: (2001)
2000
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Jesús Sánchez, Antonio González: The Effectiveness of Loop Unrolling for Modulo Scheduling in Clustered VLIW Architectures. ICPP 2000: 555-
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Jesús Sánchez, Antonio González: Instruction Scheduling for Clustered VLIW Architectures. ISSS 2000: 41-46
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Jesús Sánchez, Antonio González: Modulo scheduling for a fully-distributed clustered VLIW architecture. MICRO 2000: 124-133
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Jesús Sánchez, Antonio González: Analyzing Data Locality in Numeric Applications. IEEE Micro 20(4): 58-66 (2000)
1999
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Jesús Sánchez, Antonio González: A locality sensitive multi-module cache with explicit management. International Conference on Supercomputing 1999: 51-59
4no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Jesús Sánchez, Antonio González: Software Data Prefetching for Software Pipelined Loops. J. Parallel Distrib. Comput. 58(2): 236-259 (1999)
1998
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Jesús Sánchez, Antonio González: Fast, Accurate and Flexible Data Locality Analysis. IEEE PACT 1998: 124-129
1997
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Jesús Sánchez, Antonio González, Mateo Valero: Static Locality Analysis for Cache Management. IEEE PACT 1997: 261-271
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLF. Jesús Sánchez, Antonio González: Cache Sensitive Modulo Scheduling. MICRO 1997: 338-348

Coauthor Index

1Jaume Abella [21]
2Alex Aletà [11] [14]
3Josep M. Codina [11] [12] [14] [23]
4Enric Gibert [13] [15] [16] [17] [18] [21] [22]
5Antonio González [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24]
6David R. Kaeli [14]
7Carlos Madriles [19] [20] [24]
8Pedro Marcuello [19] [20] [24]
9Carlos García Quiñones [19] [20] [24]
10John Paul Shen [24]
11Dean M. Tullsen [19] [24]
12Mateo Valero [2]
13Xavier Vera [21]
14Hong Wang [24]

Copyright © Thu Nov 26 17:33:31 2009 by Michael Ley (ley@uni-trier.de)