| 2012 | ||
|---|---|---|
| 81 | Zdenek Kotásek, Jan Bouda, Ivana Cerná, Lukás Sekanina, Tomás Vojnar, David Antos: Mathematical and Engineering Methods in Computer Science - 7th International Doctoral Workshop, MEMICS 2011, Lednice, Czech Republic, October 14-16, 2011, Revised Selected Papers Springer 2012 | |
| 80 | Lukás Sekanina, Zdenek Vasícek: A SAT-based fitness function for evolutionary optimization of polymorphic circuits. DATE 2012: 715-720 | |
| 79 | Lukás Sekanina, Vojtech Salajka: Towards new applications of multi-function logic: Image multi-filtering. DATE 2012: 824-827 | |
| 78 | Michaela Sikulová, Lukás Sekanina: Coevolution in Cartesian Genetic Programming. EuroGP 2012: 182-193 | |
| 77 | Tobiás Smolka, Petr Svenda, Lukás Sekanina, Vashek Matyás: Evolutionary Design of Message Efficient Secrecy Amplification Protocols. EuroGP 2012: 194-205 | |
| 2011 | ||
| 76 | Zdenek Vasícek, Lukás Sekanina: A global postsynthesis optimization method for combinational circuits. DATE 2011: 1525-1528 | |
| 75 | Richard Ruzicka, Vaclav Simek, Lukás Sekanina: Behavior of CMOS polymorphic circuits in high temperature environment. DDECS 2011: 447-452 | |
| 74 | Lukás Sekanina: Evolution of digital circuits. GECCO (Companion) 2011: 1343-1360 | |
| 73 | Pavol Korcek, Lukás Sekanina, Otto Fucík: A scalable cellular automata based microscopic traffic simulation. Intelligent Vehicles Symposium 2011: 13-18 | |
| 72 | Milos Minarik, Lukás Sekanina: Evolution of Iterative Formulas Using Cartesian Genetic Programming. KES (1) 2011: 11-20 | |
| 71 | Ruben Salvador, Andrés Otero, Javier Mora, Eduardo de la Torre, Lukás Sekanina, Teresa Riesgo: Fault Tolerance Analysis and Self-Healing Strategy of Autonomous, Evolvable Hardware Systems. ReConFig 2011: 164-169 | |
| 70 | Ludek Zaloudek, Lukás Sekanina: Increasing Fault-Tolerance in Cellular Automata-Based Systems. UC 2011: 234-245 | |
| 69 | Ruben Salvador, Félix Moreno, Teresa Riesgo, Lukás Sekanina: Evolutionary Approach to Improve Wavelet Transforms for Image Compression in Embedded Systems. EURASIP J. Adv. Sig. Proc. 2011: (2011) | |
| 68 | Zdenek Vasícek, Lukás Sekanina: Formal verification of candidate solutions for post-synthesis evolutionary optimization in evolvable hardware. Genetic Programming and Evolvable Machines 12(3): 305-327 (2011) | |
| 67 | Lukás Sekanina, Tomas Komenda: Global Control in Polymorphic Cellular Automata. J. Cellular Automata 6(4-5): 301-321 (2011) | |
| 66 | Zbysek Gajda, Lukás Sekanina: On Evolutionary Synthesis of Compact Polymorphic Combinational Circuits. Multiple-Valued Logic and Soft Computing 17(5-6): 607-631 (2011) | |
| 2010 | ||
| 65 | Zdenek Vasícek, Lukás Sekanina, Michal Bidlo: A method for design of impulse bursts noise filters optimized for FPGA implementations. DATE 2010: 1731-1736 | |
| 64 | Vaclav Simek, Richard Ruzicka, Lukás Sekanina: On analysis of fabricated polymorphic circuits. DDECS 2010: 281-284 | |
| 63 | Petr Fiser, Jan Schmidt, Zdenek Vasícek, Lukás Sekanina: On logic synthesis of conventionally hard to synthesize circuits using genetic programming. DDECS 2010: 346-351 | |
| 62 | Lukás Sekanina: Evolutionary circuit design: Tutorial. DDECS 2010: 5 | |
| 61 | Ruben Salvador, Félix Moreno, Teresa Riesgo, Lukás Sekanina: High Level Validation of an Optimization Algorithm for the Implementation of Adaptive Wavelet Transforms in FPGAs. DSD 2010: 96-103 | |
| 60 | Zbysek Gajda, Lukás Sekanina: When does Cartesian genetic programming minimize the phenotype size implicitly? GECCO 2010: 983-984 | |
| 59 | Zbysek Gajda, Lukás Sekanina: An Efficient Selection Strategy for Digital Circuit Evolution. ICES 2010: 13-24 | |
| 58 | Jirí Simácek, Lukás Sekanina, Lukás Starecek: Evolutionary Design of Reconfiguration Strategies to Reduce the Test Application Time. ICES 2010: 214-225 | |
| 2009 | ||
| 57 | Zbysek Gajda, Lukás Sekanina: Gate-level optimization of polymorphic circuits using Cartesian Genetic Programming. IEEE Congress on Evolutionary Computation 2009: 1599-1604 | |
| 56 | Lukás Sekanina: Evolvable Hardware: From Applications to Implications for the Theory of Computation. UC 2009: 24-36 | |
| 55 | Petr Svenda, Lukás Sekanina, Václav Matyás: Evolutionary design of secrecy amplification protocols for wireless sensor networks. WISEC 2009: 225-236 | |
| 2008 | ||
| 54 | Gregory Hornby, Lukás Sekanina, Pauline C. Haddow: Evolvable Systems: From Biology to Hardware, 8th International Conference, ICES 2008, Prague, Czech Republic, September 21-24, 2008. Proceedings Springer 2008 | |
| 53 | Zdenek Vasícek, Lukás Sekanina: Novel Hardware Implementation of Adaptive Median Filters. DDECS 2008: 110-115 | |
| 52 | Lukás Starecek, Lukás Sekanina, Zdenek Kotásek: Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration. DDECS 2008: 255-268 | |
| 51 | Zdenek Vasícek, Lukás Sekanina: Hardware Accelerators for Cartesian Genetic Programming. EuroGP 2008: 230-241 | |
| 50 | Lukás Sekanina, Petr Mikusek: Analysis of Reconfigurable Logic Blocks for Evolvable Digital Architectures. EvoWorkshops 2008: 144-153 | |
| 49 | Zdenek Vasícek, Martin Zádník, Lukás Sekanina, Jirí Tobola: On Evolutionary Synthesis of Linear Transforms in FPGA. ICES 2008: 141-152 | |
| 48 | Ludek Zaloudek, Lukás Sekanina: Transistor-Level Evolution of Digital Circuits Using a Special Circuit Simulator. ICES 2008: 320-331 | |
| 47 | Richard Ruzicka, Lukás Sekanina, Roman Prokop: Physical Demonstration of Polymorphic Self-Checking Circuits. IOLTS 2008: 31-36 | |
| 46 | Mircea Gh. Negoita, Lukás Sekanina, Adrian Stoica: Adaptive and Evolvable Hardware and Systems: The State of the Art and the Prospectus for Future Development. KES (3) 2008: 310-318 | |
| 45 | Tomas Pecenka, Lukás Sekanina, Zdenek Kotásek: Evolution of synthetic RTL benchmark circuits with predefined testability. ACM Trans. Design Autom. Electr. Syst. 13(3): (2008) | |
| 44 | Lukás Sekanina, Lukás Starecek, Zdenek Kotásek, Zbysek Gajda: Polymorphic Gates in Design and Test of Digital Circuits. IJUC 4(2): 125-142 (2008) | |
| 2007 | ||
| 43 | Zdenek Vasícek, Lukás Sekanina: Evaluation of a New Platform For Image Filter Evolution. AHS 2007: 577-586 | |
| 42 | Lukás Sekanina, Tomas Hruska, Tomás Vojnar, Dusan Kolár, Jan Cernocký: On Some Directions in Security-Oriented Research. BLISS 2007: 141-144 | |
| 41 | Lukás Sekanina: Design and Analysis of a New Self-Testing Adder which Utilizes Polymorphic Gates. DDECS 2007: 243-246 | |
| 40 | Karel Slaný, Lukás Sekanina: Fitness Landscape Analysis and Image Filter Evolution Using Functional-Level CGP. EuroGP 2007: 311-320 | |
| 39 | Zdenek Vasícek, Lukás Sekanina: An area-efficient alternative to adaptive median filtering in FPGAs. FPL 2007: 216-221 | |
| 38 | Zbysek Gajda, Lukás Sekanina: Reducing the number of transistors in digital circuits using gate-level evolutionary design. GECCO 2007: 245-252 | |
| 37 | Lukás Sekanina: Evolvable hardware. GECCO (Companion) 2007: 3627-3644 | |
| 36 | Lukás Sekanina: Evolution of Polymorphic Self-checking Circuits. ICES 2007: 186-197 | |
| 35 | Zdenek Vasícek, Lukás Sekanina: Reducing the Area on a Chip Using a Bank of Evolved Filters. ICES 2007: 222-232 | |
| 34 | Lukás Sekanina: Evolutionary functional recovery in virtual reconfigurable circuits. JETC 3(2): (2007) | |
| 33 | Lukás Sekanina: Evolved Computing Devices and the Implementation Problem. Minds and Machines 17(3): 311-329 (2007) | |
| 2006 | ||
| 32 | Lukás Sekanina: Evolutionary Design of Digital Circuits: Where Are Current Limits? AHS 2006: 171-178 | |
| 31 | Lukás Sekanina, Lukás Starecek, Zbysek Gajda, Zdenek Kotásek: Evolution of Multifunctional Combinational Modules Controlled by the Power Supply Voltage. AHS 2006: 186-193 | |
| 30 | Richard Ruzicka, Lukás Sekanina: Evolutionary circuit design in REPOMO - reconfigurable polymorphic module. Computational Intelligence 2006: 239-244 | |
| 29 | Lukás Sekanina: On dependability of FPGA-based evolvable hardware systems that utilize virtual reconfigurable circuits. Conf. Computing Frontiers 2006: 221-228 | |
| 28 | Tomas Pecenka, Zdenek Kotásek, Lukás Sekanina: FITTest_BENCH06: A New Set of Benchmark Circuits Reflecting Diagnostic Properties. DDECS 2006: 285-289 | |
| 27 | Lukás Sekanina, Lukás Starecek, Zdenek Kotásek: Novel Logic Circuits Controlled by Vdd: Transistor-Level Simulations of Polymorphic Combinational Modules. DDECS 2006: 85-86 | |
| 26 | Tomas Pecenka, Josef Strnadel, Zdenek Kotásek, Lukás Sekanina: Testability Estimation Based on Controllability and Observability Parameters. DSD 2006: 504-514 | |
| 25 | Lukás Sekanina, Zdenek Vasícek: On the Practical Limits of the Evolutionary Digital Filter Design at the Gate Level. EvoWorkshops 2006: 344-355 | |
| 2005 | ||
| 24 | Lukás Sekanina: Evolutionary Design of Gate-Level Polymorphic Digital Circuits. EvoWorkshops 2005: 185-194 | |
| 23 | Tomas Pecenka, Zdenek Kotásek, Lukás Sekanina, Josef Strnadel: Automatic Discovery of RTL Benchmark Circuits with Predefined Testability Properties. Evolvable Hardware 2005: 51-58 | |
| 22 | Lukás Sekanina, Ricardo Salem Zebulum: Evolutionary Discovering of the Concept of the Discrete State at the Transistor Level. Evolvable Hardware 2005: 73-78 | |
| 21 | Michal Bidlo, Lukás Sekanina: Providing information from the environment for growing electronic circuits through polymorphic gates. GECCO Workshops 2005: 242-248 | |
| 20 | Ricardo Salem Zebulum, Adrian Stoica, Didier Keymeulen, Lukás Sekanina, Rajeshuni Ramesham, Xin Guo: Evolvable Hardware System at Extreme Low Temperatures. ICES 2005: 37-45 | |
| 19 | Jan Korenek, Lukás Sekanina: Intrinsic Evolution of Sorting Networks: A Novel Complete Hardware Implementation for FPGAs. ICES 2005: 46-55 | |
| 18 | Tomás Martínek, Lukás Sekanina: An Evolvable Image Filter: Experimental Evaluation of a Complete Hardware Implementation in FPGA. ICES 2005: 76-85 | |
| 17 | Lukás Sekanina, Ricardo Salem Zebulum: Intrinsic Evolution of Controllable Oscillators in FPTA-2. ICES 2005: 98-107 | |
| 16 | Lukás Sekanina, Michal Bidlo: Evolutionary Design of Arbitrarily Large Sorting Networks Using Development. Genetic Programming and Evolvable Machines 6(3): 319-347 (2005) | |
| 15 | Lukás Sekanina, Tughrul Arslan: Evolvable Components-From Theory to Hardware Implementations. Genetic Programming and Evolvable Machines 6(4): 461-462 (2005) | |
| 2004 | ||
| 14 | Lukás Sekanina, Vladimír Drábek: Theory and Applications of Evolvable Embedded Systems. ECBS 2004: 186-194 | |
| 13 | Lukás Sekanina: Evolutionary Design Space Exploration for Median Circuits. EvoWorkshops 2004: 240-249 | |
| 12 | Lukás Sekanina, Stepan Friedl: On Routine Implementation of Virtual Evolvable Devices Using COMBO6. Evolvable Hardware 2004: 63-70 | |
| 11 | Jim Torresen, Jorgen W. Bakke, Lukás Sekanina: Recognizing Speed Limit Sign Numbers by Evolvable Hardware. PPSN 2004: 682-691 | |
| 10 | Lukás Sekanina: Evolving Constructors for Infinitely Growing Sorting Networks and Medians. SOFSEM 2004: 314-323 | |
| 9 | Lukás Sekanina, Stepan Friedl: An Evolvable Combinational Unit for FPGAs. Computers and Artificial Intelligence 23(5): 461-486 (2004) | |
| 2003 | ||
| 8 | Lukás Sekanina: From Implementations to a General Concept of Evolvable Machines. EuroGP 2003: 424-433 | |
| 7 | Lukás Sekanina, Richard Ruzicka: Easily Testable Image Operators: The Class of Circuits Where Evolution Beats Engineers. Evolvable Hardware 2003: 135-144 | |
| 6 | Lukás Sekanina: Towards Evolvable IP Cores for FPGAs. Evolvable Hardware 2003: 145-154 | |
| 5 | Lukás Sekanina: Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware. ICES 2003: 186-197 | |
| 2002 | ||
| 4 | Lukás Sekanina, Jim Torresen: Detection of Norwegian Speed Limit Signs. ESM 2002: 337-340 | |
| 3 | Lukás Sekanina: Image Filter Design with Evolvable Hardware. EvoWorkshops 2002: 255-266 | |
| 2000 | ||
| 2 | Lukás Sekanina, Azeddien M. Sllame: Toward Uniform Approach to Design of Evolvable Hardware Based Systems. FPL 2000: 814-817 | |
| 1 | Lukás Sekanina, Vladimír Drábek: Relation between Fault Tolerance and Reconfiguration in Cellular Systems. IOLTW 2000: 25-30 | |
Colors in the list of coauthors
Last update Fri May 25 01:42:58 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page