Olivier Sentieys

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2007
24EENicolas Hervé, Daniel Menard, Olivier Sentieys: About the Importance of Operation Grouping Procedures for Multiple Word-Length Architecture Optimizations. ARC 2007: 191-200
23EEAlexey Kupriyanov, Frank Hannig, Dmitrij Kissler, Jürgen Teich, Julien Lallet, Olivier Sentieys, Sébastien Pillement: Modeling of Interconnection Networks in Massively Parallel Processor Architectures. ARCS 2007: 268-282
22EEDaniel Chillet, Sébastien Pillement, Olivier Sentieys: A Neural Network Model for Real-Time Scheduling on Heterogeneous SoC Architectures. IJCNN 2007: 102-107
21EETuan-Duc Nguyen, Olivier Berder, Olivier Sentieys: Cooperative MIMO Schemes Optimal Selection for Wireless Sensor Networks. VTC Spring 2007: 85-89
2006
20EEJean-Marc Philippe, E. Kinvi-Boh, Sébastien Pillement, Olivier Sentieys: An energy-efficient ternary interconnection link for asynchronous systems. ISCAS 2006
19EER. Rocher, Nicolas Hervé, Daniel Menard, Olivier Sentieys: Fixed-point configurable hardware components for adaptive filters. ISCAS 2006
18EEJean-Marc Philippe, Sébastien Pillement, Olivier Sentieys: Area Efficient Temporal Coding Schemes for Reducing Crosstalk Effects. ISQED 2006: 334-339
17 Stéphane Chevobbe, Raphaël David, Frédéric Blanc, Thierry Collette, Olivier Sentieys: Control Unit for Parallel Embedded System. ReCoSoC 2006: 168-176
2005
16EEJean-Marc Philippe, Sébastien Pillement, Olivier Sentieys: A low-power and high-speed quaternary interconnection link using efficient converters. ISCAS (5) 2005: 4689-4692
15 Frank Hannig, Hritam Dutta, Alexey Kupriyanov, Jürgen Teich, Rainer Schaffer, Sebastian Siegel, Renate Merker, Ronan Keryell, Bernard Pottier, Daniel Chillet, Daniel Menard, Olivier Sentieys: Co-Design of Massively Parallel Embedded Processor Architectures. ReCoSoC 2005: 27-34
2004
14EEJoel Cambonie, Sylvain Guérin, Ronan Keryell, Loïc Lagadec, Bernard Pottier, Olivier Sentieys, Bernt Weber, Samar Yazdani: Compiler and System Techniques for soc Distributed Reconfigurable Accelerators. SAMOS 2004: 293-302
13EEDaniel Menard, Olivier Sentieys: DSP Code Generation with Optimized Data Word-Length Selection. SCOPES 2004: 214-228
2003
12EEE. Kinvi-Boh, M. Aline, Olivier Sentieys, Edgar "Dan" Olson: MVL circuit design and characterization at the transistor level using SUS-LOC. ISMVL 2003: 105-110
11EEDaniel Menard, Taofik Saïdi, Daniel Chillet, Olivier Sentieys: Implantation d'algorithmes spécifiés en virgule flottante dans les DSP virgule fixe. Technique et Science Informatiques 22(6): 783-803 (2003)
2002
10EEDaniel Menard, Daniel Chillet, François Charot, Olivier Sentieys: Automatic floating-point to fixed-point conversion for DSP code generation. CASES 2002: 270-276
9EEDaniel Menard, Olivier Sentieys: Automatic Evaluation of the Accuracy of Fixed-Point Algorithms. DATE 2002: 529-537
8EERaphaël David, Daniel Chillet, Sébastien Pillement, Olivier Sentieys: A Compilation Framework for a Dynamically Reconfigurable Architecture. FPL 2002: 1058-1067
7EERaphaël David, Daniel Chillet, Sébastien Pillement, Olivier Sentieys: DART: A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunications Constraints. IPDPS 2002
6EESébastien Pillement, Daniel Chillet, Olivier Sentieys: Behavioral IP Specification and Integration Framework for High-Level Design Reuse. ISQED 2002: 388-393
2001
5 Raphaël David, Daniel Chillet, Sébastien Pillement, Olivier Sentieys: A Dynamically Reconfigurable Architecture for Low-Power Multimedia Terminals. VLSI-SOC 2001: 51-62
2000
4EEJean-Philippe Diguet, Daniel Chillet, Olivier Sentieys: A Framework for High Level Estimations of Signal Processing VLSI Implementations. VLSI Signal Processing 25(3): 261-284 (2000)
1999
3EEDaniel Chillet, Olivier Sentieys, Michel Corazza: Memory Unit Design for Real Time DSP Applications. Great Lakes Symposium on VLSI 1999: 260-
2EEJ. O. Dedou, Daniel Chillet, Olivier Sentieys: Behavioral synthesis of asynchronous systems: a methodology. ISCAS (6) 1999: 370-373
1994
1EEMichel Auguin, Mohamed Belhadj, Judith Benzakki, C. Carrière, Guy Durrieu, Thierry Gautier, Michel Israël, Paul Le Guernic, Michel Lemaître, E. Martin, P. Quinton, Laurence Rideau, François Rousseau, Olivier Sentieys: Towards a multi-formalism framework for architectural synthesis: the ASAR project. CODES 1994: 25-32

Coauthor Index

1M. Aline [12]
2Michel Auguin [1]
3Mohamed Belhadj [1]
4Judith Benzakki [1]
5Olivier Berder [21]
6Frédéric Blanc [17]
7Joel Cambonie [14]
8C. Carrière [1]
9François Charot [10]
10Stéphane Chevobbe [17]
11Daniel Chillet [2] [3] [4] [5] [6] [7] [8] [10] [11] [15] [22]
12Thierry Collette [17]
13Michel Corazza [3]
14Raphaël David [5] [7] [8] [17]
15J. O. Dedou [2]
16Jean-Philippe Diguet [4]
17Guy Durrieu [1]
18Hritam Dutta [15]
19Thierry Gautier [1]
20Sylvain Guérin [14]
21Paul Le Guernic [1]
22Frank Hannig [15] [23]
23Nicolas Hervé [19] [24]
24Michel Israël [1]
25Ronan Keryell [14] [15]
26E. Kinvi-Boh [12] [20]
27Dmitrij Kissler [23]
28Alexey Kupriyanov [15] [23]
29Loïc Lagadec [14]
30Julien Lallet [23]
31Michel Lemaître [1]
32E. Martin [1]
33Daniel Menard [9] [10] [11] [13] [15] [19] [24]
34Renate Merker [15]
35Tuan-Duc Nguyen [21]
36Edgar "Dan" Olson [12]
37Jean-Marc Philippe [16] [18] [20]
38Sébastien Pillement [5] [6] [7] [8] [16] [18] [20] [22] [23]
39Bernard Pottier [14] [15]
40P. Quinton [1]
41Laurence Rideau [1]
42R. Rocher [19]
43François Rousseau [1]
44Taofik Saïdi [11]
45Rainer Schaffer [15]
46Sebastian Siegel [15]
47Jürgen Teich [15] [23]
48Bernt Weber [14]
49Samar Yazdani [14]

Colors in the list of coauthors

Copyright © Wed Aug 20 16:51:14 2008 by Michael Ley (ley@uni-trier.de)