Prassanna Sithambaram Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2008
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers. IEEE Trans. VLSI Syst. 16(6): 639-649 (2008)
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Alberto Macii, Enrico Macii, Massimo Poncino: Implementation of a thermal management unit for canceling temperature-dependent clock skew variations. Integration 41(1): 2-8 (2008)
2007
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKarthik Duraisami, Prassanna Sithambaram, Ashoka Visweswara Sathanur, Alberto Macii, Enrico Macii, Massimo Poncino: Design Exploration of a Thermal Management Unit for Dynamic Control of Temperature-Induced Clock Skew. ISCAS 2007: 1061-1064
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPrassanna Sithambaram, Alberto Macii, Enrico Macii: New Adaptive Encoding Schemes for Switching Activity Balancing in On-Chip Buses. PATMOS 2007: 232-241
2006
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshutosh Chakraborty, Prassanna Sithambaram, Karthik Duraisami, Alberto Macii, Enrico Macii, Massimo Poncino: Thermal resilient bounded-skew clock tree optimization methodology. DATE 2006: 832-837
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Alberto Macii, Enrico Macii, Massimo Poncino: Implications of ultra low-voltage devices on design techniques for controlling leakage in NanoCMOS circuits. ISCAS 2006
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Dynamic thermal clock skew compensation using tunable delay buffers. ISLPED 2006: 162-167
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshutosh Chakraborty, Karthik Duraisami, Ashoka Visweswara Sathanur, Prassanna Sithambaram, Alberto Macii, Enrico Macii, Massimo Poncino: Dynamic Management of Thermally-Induced Clock Skew: An Implementation Perspective. PATMOS 2006: 214-224
2005
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPrassanna Sithambaram, Alberto Macii, Enrico Macii: Exploring the impact of architectural parameters on energy efficiency of application-specific block-enabled SRAMs. ACM Great Lakes Symposium on VLSI 2005: 377-380
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPrassanna Sithambaram, Alberto Macii, Enrico Macii: Design and Implementation of a Memory Generator for Low-Energy Application-Specific Block-Enabled SRAMs. PATMOS 2005: 477-487

Coauthor Index

1Luca Benini [4] [10]
2Ashutosh Chakraborty [3] [4] [5] [6] [9] [10]
3Karthik Duraisami [3] [4] [5] [6] [8] [9] [10]
4Alberto Macii [1] [2] [3] [4] [5] [6] [7] [8] [9] [10]
5Enrico Macii [1] [2] [3] [4] [5] [6] [7] [8] [9] [10]
6Massimo Poncino [3] [4] [5] [6] [8] [9] [10]
7Ashoka Visweswara Sathanur [3] [4] [5] [8] [9] [10]

Copyright © Fri Nov 27 15:43:12 2009 by Michael Ley (ley@uni-trier.de)