Susmita Sur-Kolay Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2009
35Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPritha Banerjee, Megha Sangtani, Susmita Sur-Kolay: Floorplanning for Partial Reconfiguration in FPGAs. VLSI Design 2009: 125-130
34Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDebasri Saha, Susmita Sur-Kolay: Encoding of Floorplans through Deterministic Perturbation. VLSI Design 2009: 315-320
33Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSriparna Saha, Susmita Sur-Kolay, Parthasarathi Dasgupta, Sanghamitra Bandyopadhyay: MAkE: Multiobjective algorithm for k-way equipartitioning of a point set. Appl. Soft Comput. 9(2): 711-724 (2009)
2007
32Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDebasri Saha, Parthasarathi Dasgupta, Susmita Sur-Kolay, Samar Sen-Sarma: A Novel Scheme for Encoding and Watermark Embedding in VLSI Physical Design for IP Protection. ICCTA 2007: 111-116
31Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPritha Banerjee, Susmita Sur-Kolay: Faster Placer for Island-Style FPGAs. ICCTA 2007: 117-121
30Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDebasri Saha, Susmita Sur-Kolay: Fast Robust Intellectual Property Protection for VLSI Physical Design. ICIT 2007: 1-6
29Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPritha Banerjee, Susmita Sur-Kolay, Arijit Bishnu: Floorplanning in Modern FPGAs. VLSI Design 2007: 893-898
28Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSubhashis Majumder, Susmita Sur-Kolay, Bhargab B. Bhattacharya, Swarup Kumar Das: Hierarchical partitioning of VLSI floorplans by staircases. ACM Trans. Design Autom. Electr. Syst. 12(1): (2007)
27Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAmlan Chakrabarti, Susmita Sur-Kolay: Nearest Neighbour based Synthesis of Quantum Boolean Circuits. Engineering Letters 15(2): 356-361 (2007)
2006
26Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSriparna Saha, Susmita Sur-Kolay, Sanghamitra Bandyopadhyay, Parthasarathi Dasgupta: Multiobjective Genetic Algorithm for k-way Equipartitioning of a Point Set with Application to CAD-VLSI. ICIT 2006: 281-284
25Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDebasis Mitra, Subhasis Bhattacharjee, Susmita Sur-Kolay, Bhargab B. Bhattacharya, Sujit T. Zachariah, Sandip Kundu: Test Pattern Generation for Power Supply Droop Faults. VLSI Design 2006: 343-348
2005
24no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLPritha Banerjee, Subhasis Bhattacharjee, Susmita Sur-Kolay, Sandip Das, Subhas C. Nandy: Fast FPGA Placement using Space-filling Curve. FPL 2005: 415-420
23Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSusmita Sur-Kolay, Satyajit Banerjee, S. Mukhopadhyaya, C. A. Murthy: Genetic Algorithm for Double Digest Problem. PReMI 2005: 623-629
22Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSubhashis Majumder, Susmita Sur-Kolay, Subhas C. Nandy, Bhargab B. Bhattacharya, B. Chakraborty: Hot Spots and Zones in a Chip: A Geometrician's View. VLSI Design 2005: 691-696
2004
21Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChandra Tirumurti, Sandip Kundu, Susmita Sur-Kolay, Yi-Shing Chang: A Modeling Approach for Addressing Power Supply Switching Noise Related Failures of Integrated Circuit. DATE 2004: 1078-1083
20Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSanjay Goswami, Susmita Sur-Kolay: Virtual Molecular Computing - Emulating DNA Molecules. IWDC 2004: 95-101
19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSusmita Sur-Kolay, Parthasarathi Dasgupta, Bhargab B. Bhattacharya, Sujit T. Zachariah: Physical Design Trends and Layout-Based Fault Modeling. VLSI Design 2004: 6-8
18Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSandip Das, Susmita Sur-Kolay, Bhargab B. Bhattacharya: Manhattan-diagonal routing in channels and switchboxes. ACM Trans. Design Autom. Electr. Syst. 9(1): 75-104 (2004)
2003
17no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSusmita Sur-Kolay, Satyajit Banerjee, C. A. Murthy: Flavours of Traveling Salesman Problem in VLSI Design. IICAI 2003: 656-667
2001
16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSubhashis Majumder, Susmita Sur-Kolay, Bhargab B. Bhattacharya, Subhas C. Nandy: Area(number)-balanced hierarchy of staircase channels with minimum crossing nets. ISCAS (5) 2001: 395-398
15no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSteven Derrien, Sanjay V. Rajopadhye, Susmita Sur-Kolay: Combined instruction and loop parallelism in array synthesis for FPGAs. ISSS 2001: 165-170
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKoushik Sinha, Susmita Sur-Kolay, Bhargab B. Bhattacharya, P. S. Dasgupta: Partitioning Routing Area into Zones with Distinct Pins. VLSI Design 2001: 345-
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLParthasarathi Dasgupta, Susmita Sur-Kolay: Slicible rectangular graphs and their optimal floorplans. ACM Trans. Design Autom. Electr. Syst. 6(4): 447-470 (2001)
2000
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSusmita Sur-Kolay, Marly Roncken, Ken S. Stevens, Parimal Pal Chaudhuri, Rob Roy: Fsimac: a fault simulator for asynchronous sequential circuits. Asian Test Symposium 2000: 114-119
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSteven Derrien, Sanjay V. Rajopadhye, Susmita Sur-Kolay: Optimal Partitioning for FPGA Based Regular Array Implementations. PARELEC 2000: 155-159
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSwarup Bhunia, Subhashis Majumder, Ayan Sircar, Susmita Sur-Kolay, Bhargab B. Bhattacharya: Topological Routing Amidst Polygonal Obstacles. VLSI Design 2000: 274-279
1998
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSandip Das, Susmita Sur-Kolay, Bhargab B. Bhattacharya: Routing of L-Shaped Channels, Switchboxes and Staircases in Manhattan-Diagonal Model. VLSI Design 1998: 65-
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLParthasarathi Dasgupta, Susmita Sur-Kolay, Bhargab B. Bhattacharya: A unified approach to topology generation and optimal sizing of floorplans. IEEE Trans. on CAD of Integrated Circuits and Systems 17(2): 126-135 (1998)
1997
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLParthasarathi Dasgupta, Susmita Sur-Kolay: Slicibility of rectangular graphs and floorplan optimization. ISPD 1997: 150-155
1995
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAbhik Roychoudhury, Susmita Sur-Kolay: Efficient Algorithms for Vertex Arboricity of Planar Graphs. FSTTCS 1995: 37-51
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLParthasarathi Dasgupta, Susmita Sur-Kolay, Bhargab B. Bhattacharya: A unified approach to topology generation and area optimization of general floorplans. ICCAD 1995: 712-715
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLP. S. Dasgupta, Susmita Sur-Kolay, Bhargab B. Bhattacharya: VLSI floorplan generation and area optimization using AND-OR graph search. VLSI Design 1995: 370-375
1992
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSusmita Sur-Kolay, Bhargab B. Bhattacharya: Canonical Embedding of Rectangular Duals with Applications to VLSI Floorplanning. DAC 1992: 69-74
1991
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSusmita Sur-Kolay, Bhargab B. Bhattacharya: The Cycle Structure of Channel Graphs in Nonslicible Floorplans and A Unified Algorithm for Feasible Routing Order. ICCD 1991: 524-527
1988
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLSusmita Sur-Kolay, Bhargab B. Bhattacharya: Inherent Nonslicibility of Rectangular Duals in VLSI Floorplanning. FSTTCS 1988: 88-107

Coauthor Index

1Sanghamitra Bandyopadhyay [26] [33]
2Pritha Banerjee [24] [29] [31] [35]
3Satyajit Banerjee [17] [23]
4Subhasis Bhattacharjee [24] [25]
5Bhargab B. Bhattacharya [1] [2] [3] [4] [5] [8] [9] [10] [14] [16] [18] [19] [22] [25] [28]
6Swarup Bhunia [10]
7Arijit Bishnu [29]
8Amlan Chakrabarti [27]
9B. Chakraborty [22]
10Yi-Shing Chang [21]
11Parimal Pal Chaudhuri [12]
12Sandip Das [9] [18] [24]
13Swarup Kumar Das [28]
14Parthasarathi Dasgupta (P. S. Dasgupta) [4] [5] [7] [8] [13] [14] [19] [26] [32] [33]
15Steven Derrien [11] [15]
16Sanjay Goswami [20]
17Sandip Kundu [21] [25]
18Subhashis Majumder [10] [16] [22] [28]
19Debasis Mitra [25]
20S. Mukhopadhyaya [23]
21C. A. Murthy [17] [23]
22Subhas C. Nandy [16] [22] [24]
23Sanjay V. Rajopadhye [11] [15]
24Marly Roncken [12]
25Rob Roy [12]
26Abhik Roychoudhury [6]
27Debasri Saha [30] [32] [34]
28Sriparna Saha [26] [33]
29Megha Sangtani [35]
30Samar Sen-Sarma [32]
31Koushik Sinha [14]
32Ayan Sircar [10]
33Ken S. Stevens [12]
34Chandra Tirumurti [21]
35Sujit T. Zachariah [19] [25]

Colors in the list of coauthors

Copyright © Fri Nov 20 16:48:08 2009 by Michael Ley (ley@uni-trier.de)