Chung-Wen Albert Tsao Coauthor index DBLP Vis pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2003
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWai-Ching Douglas Lam, Cheng-Kok Koh, Chung-Wen Albert Tsao: Clock Scheduling for Power Supply Noise Suppression using Genetic Algorithm with Selective Gene Therapy. ISQED 2003: 327-332
2002
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLWai-Ching Douglas Lam, Cheng-Kok Koh, Chung-Wen Albert Tsao: Power Supply Noise Suppression via Clock Skew Scheduling. ISQED 2002: 355-360
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChung-Wen Albert Tsao, Cheng-Kok Koh: UST/DME: a clock tree router for general skew constraints. ACM Trans. Design Autom. Electr. Syst. 7(3): 359-379 (2002)
2000
10no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChung-Wen Albert Tsao, Cheng-Kok Koh: UST/DME: A Clock Tree Router for General Skew Constraints. ICCAD 2000: 400-405
1998
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJason Cong, Andrew B. Kahng, Cheng-Kok Koh, Chung-Wen Albert Tsao: Bounded-skew clock and Steiner routing. ACM Trans. Design Autom. Electr. Syst. 3(3): 341-388 (1998)
1997
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAndrew B. Kahng, Chung-Wen Albert Tsao: More Practical Bounded-Skew Clock Routing. DAC 1997: 594-599
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAndrew B. Kahng, Chung-Wen Albert Tsao: Practical Bounded-Skew Clock Routing. VLSI Signal Processing 16(2-3): 199-215 (1997)
1996
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAndrew B. Kahng, Chung-Wen Albert Tsao: Planar-DME: a single-layer zero-skew clock tree router. IEEE Trans. on CAD of Integrated Circuits and Systems 15(1): 8-19 (1996)
1995
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLDennis J.-H. Huang, Andrew B. Kahng, Chung-Wen Albert Tsao: On the Bounded-Skew Clock and Steiner Routing Problems. DAC 1995: 508-513
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJason Cong, Andrew B. Kahng, Cheng-Kok Koh, Chung-Wen Albert Tsao: Bounded-skew clock and Steiner routing under Elmore delay. ICCAD 1995: 66-71
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLT. C. Hu, Andrew B. Kahng, Chung-Wen Albert Tsao: Old Bachelor Acceptance: A New Class of Non-Monotone Threshold Accepting Methods. INFORMS Journal on Computing 7(4): 417-425 (1995)
1994
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChung-Wen Albert Tsao, Andrew B. Kahng: Planar-DME: improved planar zero-skew clock routing with minimum pathlength delay. EURO-DAC 1994: 440-445
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAndrew B. Kahng, Chung-Wen Albert Tsao: Low-cost single-layer clock trees with exact zero Elmore delay skew. ICCAD 1994: 213-218

Coauthor Index

1Jason Cong [4] [9]
2T. C. Hu [3]
3Dennis J.-H. Huang (Jen-Hsin Huang) [5]
4Andrew B. Kahng [1] [2] [3] [4] [5] [6] [7] [8] [9]
5Cheng-Kok Koh [4] [9] [10] [11] [12] [13]
6Wai-Ching Douglas Lam [12] [13]

Copyright © Sat Dec 19 20:34:11 2009 by Michael Ley (ley@uni-trier.de)