Hannah Honghua Yang Coauthor index DBLP Vis pubzone.org

Honghua Yang

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2008
31Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHannah Honghua Yang, Martin D. F. Wong: Circuit Partitioning: A Network-Flow-Based Balanced Min-Cut Approach. Encyclopedia of Algorithms 2008
2007
30Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLZhuoyuan Li, Xianlong Hong, Qiang Zhou, Shan Zeng, Jinian Bian, Wenjian Yu, Hannah Honghua Yang, Vijay Pitchumani, Chung-Kuan Cheng: Efficient Thermal via Planning Approach and Its Application in 3-D Floorplanning. IEEE Trans. on CAD of Integrated Circuits and Systems 26(4): 645-658 (2007)
29Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHsun-Cheng Lee, Yao-Wen Chang, Hannah Honghua Yang: MBast-Tree: A Multilevel Floorplanner for Large-Scale Building-Module Design. IEEE Trans. on CAD of Integrated Circuits and Systems 26(8): 1430-1444 (2007)
2006
28Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLZhuoyuan Li, Xianlong Hong, Qiang Zhou, Shan Zeng, Jinian Bian, Hannah Honghua Yang, Vijay Pitchumani, Chung-Kuan Cheng: Integrating dynamic thermal via planning with 3D floorplanning algorithm. ISPD 2006: 178-185
27Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLZhuoyuan Li, Xianlong Hong, Qiang Zhou, Jinian Bian, Hannah Honghua Yang, Vijay Pitchumani: Efficient thermal-oriented 3D floorplanning and thermal via planning for two-stacked-die integration. ACM Trans. Design Autom. Electr. Syst. 11(2): 325-345 (2006)
2005
26Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshok Jagannathan, Hannah Honghua Yang, Kris Konigsfeld, Dan Milliron, Mosur Mohan, Michail Romesis, Glenn Reinman, Jason Cong: Microarchitecture evaluation with floorplanning and interconnect pipelining. ASP-DAC 2005: 8-15
25Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLGuowu Yang, Xiaoyu Song, Hannah Honghua Yang, Fei Xie: A Theoretical Upper Bound for IP-Based Floorplanning. COCOON 2005: 411-419
2004
24no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLChangqi Yang, Xianlong Hong, Hannah Honghua Yang, Qiang Zhou, Yici Cai, Yongqiang Lu: Recursively combine floorplan and Q-place in mixed mode placement based on circuit's variety of block configuration. ISCAS (5) 2004: 81-84
23Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYan Feng, Dinesh P. Mehta, Hannah Honghua Yang: Constrained floorplanning using network flows. IEEE Trans. on CAD of Integrated Circuits and Systems 23(4): 572-580 (2004)
2003
22Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHsun-Cheng Lee, Yao-Wen Chang, Jer-Ming Hsu, Hannah Honghua Yang: Multilevel floorplanning/placement for large-scale modules using B*-trees. DAC 2003: 812-817
21Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYan Feng, Dinesh P. Mehta, Hannah Honghua Yang: Constrained "Modern" Floorplanning. ISPD 2003: 128-135
20Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFaran Rafiq, Malgorzata Chrzanowska-Jeske, Hannah Honghua Yang, Marcin Jeske, Naveed A. Sherwani: Integrated floorplanning with buffer/channel insertion for bus-based designs. IEEE Trans. on CAD of Integrated Circuits and Systems 22(6): 730-741 (2003)
2002
19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFaran Rafiq, Malgorzata Chrzanowska-Jeske, Hannah Honghua Yang, Naveed A. Sherwani: Integrated floorplanning with buffer/channel insertion for bus-based microprocessor designs. ISPD 2002: 56-61
2001
18Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHung-Ming Chen, D. F. Wong, Wai-Kei Mak, Hannah Honghua Yang: Faster and more accurate wiring evaluation in interconnect-centric floorplanning. ACM Great Lakes Symposium on VLSI 2001: 62-67
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEvangeline F. Y. Young, Martin D. F. Wong, Hannah Honghua Yang: On extending slicing floorplan to handle L/T-shaped modules andabutment constraints. IEEE Trans. on CAD of Integrated Circuits and Systems 20(6): 800-807 (2001)
2000
16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEvangeline F. Y. Young, Martin D. F. Wong, Hannah Honghua Yang: Slicing floorplans with range constraint. IEEE Trans. on CAD of Integrated Circuits and Systems 19(2): 272-278 (2000)
1999
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHung-Ming Chen, Hai Zhou, Fung Yu Young, D. F. Wong, Hannah Honghua Yang, Naveed A. Sherwani: Integrated floorplanning and interconnect planning. ICCAD 1999: 354-357
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJeremy Casas, Hannah Honghua Yang, Manpreet Khaira, Mandar Joshi, Thomas Tetzlaff, Steve W. Otto, Erik Seligman: Logic Verification of Very Large Circuits Using Shark. VLSI Design 1999: 310-317
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLEvangeline F. Y. Young, Martin D. F. Wong, Hannah Honghua Yang: Slicing floorplans with boundary constraints. IEEE Trans. on CAD of Integrated Circuits and Systems 18(9): 1385-1389 (1999)
1998
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHannah Honghua Yang, Martin D. F. Wong: Optimal min-area min-cut replication in partitioned circuits. IEEE Trans. on CAD of Integrated Circuits and Systems 17(11): 1175-1183 (1998)
1997
11no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVijaya Ramachandran, Honghua Yang: An Efficient Parallel Algorithm for the Layered Planar Monotone Circuit Value Problem. Algorithmica 18(3): 384-404 (1997)
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHannah Honghua Yang, Martin D. F. Wong: Circuit clustering for delay minimization under area and pin constraints. IEEE Trans. on CAD of Integrated Circuits and Systems 16(9): 976-986 (1997)
1996
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHannah Honghua Yang, Martin D. F. Wong: Balanced partitioning. IEEE Trans. on CAD of Integrated Circuits and Systems 15(12): 1533-1540 (1996)
8no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVijaya Ramachandran, Honghua Yang: An Efficient Parallel Algorithm for the General Planar Monotone Circuit Value Problem. SIAM J. Comput. 25(2): 312-339 (1996)
1995
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHannah Honghua Yang, D. F. Wong: New algorithms for min-cut replication in partitioned circuits. ICCAD 1995: 216-222
1994
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHannah Honghua Yang, D. F. Wong: Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs. ICCAD 1994: 150-155
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHonghua Yang, D. F. Wong: Efficient network flow based min-cut balanced partitioning. ICCAD 1994: 50-55
4no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVijaya Ramachandran, Honghua Yang: An Efficient Parallel Algorithm for the General Planar Monotone Circuit Value Problem. SODA 1994: 622-631
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVijaya Ramachandran, Honghua Yang: Finding the Closed Partition of a Planar Graph. Algorithmica 11(5): 443-468 (1994)
1993
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLVijaya Ramachandran, Honghua Yang: An Efficient Parallel Algorithm for the Layered Planar Monotone Circuit Value Problem. ESA 1993: 321-332
1991
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLHonghua Yang: An NC algorithm for the general planar monotone circuit value problem. SPDP 1991: 196-203

Coauthor Index

1Jinian Bian [27] [28] [30]
2Yici Cai [24]
3Jeremy Casas [14]
4Yao-Wen Chang [22] [29]
5Hung-Ming Chen [15] [18]
6Chung-Kuan Cheng [28] [30]
7Malgorzata Chrzanowska-Jeske [19] [20]
8Jason Cong [26]
9Yan Feng [21] [23]
10Xianlong Hong [24] [27] [28] [30]
11Jer-Ming Hsu [22]
12Ashok Jagannathan [26]
13Marcin Jeske [20]
14Mandar Joshi [14]
15Manpreet Khaira [14]
16Kris Konigsfeld [26]
17Hsun-Cheng Lee [22] [29]
18Zhuoyuan Li [27] [28] [30]
19Yongqiang Lu [24]
20Wai-Kei Mak [18]
21Dinesh P. Mehta [21] [23]
22Dan Milliron [26]
23Mosur Mohan [26]
24Steve W. Otto [14]
25Vijay Pitchumani [27] [28] [30]
26Faran Rafiq [19] [20]
27Vijaya Ramachandran [2] [3] [4] [8] [11]
28Glenn Reinman [26]
29Michail Romesis [26]
30Erik Seligman [14]
31Naveed A. Sherwani [15] [19] [20]
32Xiaoyu Song [25]
33Thomas Tetzlaff [14]
34Martin D. F. Wong (D. F. Wong) [5] [6] [7] [9] [10] [12] [13] [15] [16] [17] [18] [31]
35Fei Xie [25]
36Changqi Yang [24]
37Guowu Yang [25]
38Evangeline F. Y. Young (F. Y. Young, Fung Yu Young) [13] [15] [16] [17]
39Wenjian Yu [30]
40Shan Zeng [28] [30]
41Hai Zhou [15]
42Qiang Zhou [24] [27] [28] [30]

Colors in the list of coauthors

Copyright © Sat Nov 14 20:26:04 2009 by Michael Ley (ley@uni-trier.de)