Design Automation for Embedded Systems, Volume 4

Volume 4, Number 1, January 1999

• Ashok Sudarsanam, Stan Y. Liao, Srinivas Devadas:
  Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures. 5-22
  
• William H. Mangione-Smith:
  Technical Challenges for Designing Personal Digital Assistants. 23-39
  
• Ashok Sudarsanam, Sharad Malik, Steven W. K. Tjiang, Stan Y. Liao:
  Paged Absolute Addressing Mode Optimizations for Embedded Digital Signal Processors Using Post-pass Data-flow Analysis. 41-59
  

Volume 4, Numbers 2-3, March 1999

• Editorial. 67-69
  
• B. Ramakrishna Rau, Vinod Kathail, Shail Aditya:
  Machine-Description Driven Compilers for EPIC and VLIW Processors. 71-118
  
• Steven Bashford, Rainer Leupers:
  Phase-Coupled Mapping of Data Flow Graphs to Irregular Data Paths. 119-165
  
• Bernhard Wess:
  Minimization of Data Address Computation Overhead in DSP Programs. 167-185
  
• Ashok Sudarsanam, Sharad Malik, Masahiro Fujita:
  A Retargetable Compilation Methodology for Embedded Digital Signal Processors Using a Machine-Dependent Code Optimization Library. 187-206
  

Volume 4, Number 4, October 1999

• Chunho Lee, Miodrag Potkonjak, Wayne Wolf:
  Synthesis of Hard Real-Time Application Specific Systems. 215-242
  
• Paulo Romero Martins Maciel, Edna Barros, Wolfgang Rosenstiel:
  A Petri Net Model for Hardware/Software Codesign. 243-310
  
• Inki Hong, Miodrag Potkonjak, Marios C. Papaefthymiou:
  Efficient Block Scheduling to Minimize Context Switching Time for Programmable Embedded Processors. 311-327
  
• I-Horng Jeng, Feipei Lai, Yuh-Dar Tseng:
  FACE: Fine-tuned Architecture Codesign Environment for ASIP Development. 329-351
  

Last update Thu May 23 18:39:48 2013 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page