Volume 36, Number 1, February 2008
Preeti Ranjan Panda: Guest Editor Introduction: Special Issue on Multiprocessor-based Embedded Systems. 1-2- Martino Ruggiero, Alessio Guerri, Davide Bertozzi, Michela Milano, Luca Benini: A Fast and Accurate Technique for Mapping Parallel Applications on Stream-Oriented MPSoC Platforms with Communication Awareness. 3-36
- Traian Pop, Paul Pop, Petru Eles, Zebo Peng: Analysis and Optimisation of Hierarchically Scheduled Multiprocessor Embedded Systems. 37-67
- Lobna Kriaa, Aimen Bouchhima, Marius Gligor, Anne-Marie Fouillart, Frédéric Pétrot, Ahmed Amine Jerraya: Parallel Programming of Multi-processor SoC: A HW-SW Interface Perspective. 68-92
- Mohammad Abdullah Al Faruque, Jörg Henkel: QoS-supported On-chip Communication for Multi-processors. 114-139
- Seng Lin Shee, Andrea Erdos, Sri Parameswaran: Architectural Exploration of Heterogeneous Multiprocessor Systems for JPEG. 140-162
Volume 36, Number 2, April 2008
- Alberto Ferreira de Souza, Rajkumar Buyya: Introduction to the Special Issue on the 18th International Symposium on Computer Architecture and High Performance Computing. 163-165
- Fredrik Warg, Per Stenström: Dual-thread Speculation: A Simple Approach to Uncover Thread-level Parallelism on a Simultaneous Multithreaded Processor. 166-183
- Peter Rounce, Alberto Ferreira de Souza: Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture. 184-205
- Wessam Hassanein, Layali K. Rashid, Moustafa A. Hammad: Analyzing the Effects of Hyperthreading on the Performance of Data Management Systems. 206-225
- Renata Braga Araújo, Guilherme Henrique Trielli Ferreira, Gustavo Henrique Orair, Wagner Meira Jr., Renato Antônio Celso Ferreira, Dorgival Olavo Guedes Neto, Mohammed Javeed Zaki: The ParTriCluster Algorithm for Gene Expression Analysis. 226-249
- George Teodoro, Tulio Tavares, Renato Ferreira, Tahsin M. Kurç, Wagner Meira Jr., Dorgival Olavo Guedes Neto, Tony Pan, Joel H. Saltz: A Run-time System for Efficient Execution of Scientific Workflows on Distributed Environments. 250-266
- Gabriel H. Loh, Daniel A. Jiménez: Modulo Path History for the Reduction of Pipeline Overheads in Path-based Neural Branch Predictors. 267-286
Volume 36, Number 3, June 2008
- Guang R. Gao, Mitsuhisa Sato, Eduard Ayguadé: Guest Editors Introduction: Special Issue on OpenMP. 287-288
- Kevin O'Brien, Kathryn M. O'Brien, Zehra Sura, Tong Chen, Tao Zhang: Supporting OpenMP on Cell. 289-311
- Haoqiang Jin, Barbara M. Chapman, Lei Huang, Dieter an Mey, Thomas Reichstein: Performance Evaluation of a Multi-Zone Application in Different OpenMP Approaches. 312-325
- Milos Milovanovic, Roger Ferrer, Vladimir Gajinov, Osman S. Unsal, Adrián Cristal, Eduard Ayguadé, Mateo Valero: Nebelung: Execution Environment for Transactional OpenMP. 326-346
- Jie Tao, Marcel Kunze, Fabian Nowak, Rainer Buchty, Wolfgang Karl: Performance Advantage of Reconfigurable Cache Design on Multicore Processor Systems. 347-360
Volume 36, Number 4, August 2008
- Dongsoo Kang, Chen Liu, Jean-Luc Gaudiot: The Impact of Speculative Execution on SMT Processors. 361-385
- K. Subramani, Kiran Yellajyosula: On the Design and Implementation of a Shared Memory Dispatcher for Partially Clairvoyant Schedulers. 386-411
- Mariana Luderitz Kolberg, Luiz Gustavo Fernandes, Dalcidio Moraes Claudio: Dense Linear System: A Parallel Self-verified Solver. 412-425
- Ahmad Faraj, Pitch Patarasuk, Xin Yuan: Bandwidth Efficient All-to-All Broadcast on Switched Clusters. 426-453
Volume 36, Number 5, October 2008
- Tony Givargis: Guest Editor Introduction: Special Issue on Embedded Processors. 455-456
- Praveen Kalla, Xiaobo Sharon Hu, Jörg Henkel: A Flexible Framework for Communication Evaluation in SoC Design. 457-477
- Roman L. Lysecky: Scalability and Parallel Execution of Warp Processing: Dynamic Hardware/Software Partitioning. 478-492
- Zhi Guo, Betul Buyukkurt, John Cortes, Abhishek Mitra, Walid A. Najjar: A Compiler Intermediate Representation for Reconfigurable Fabrics. 493-520
Volume 36, Number 6, December 2008
- Hsiao-Hsi Wang, Kuan-Ching Li, Ssu-Hsuan Lu, Chun-Chieh Yang, Jean-Luc Gaudiot: Design and Implementation of an Agent Home Scheme Strategy for Prefetch-Based DSM Systems. 521-542
- Ahmad Faraj, Pitch Patarasuk, Xin Yuan: A Study of Process Arrival Patterns for MPI Collective Operations. 543-570
- Aart J. C. Bik, David L. Kreitzer, Xinmin Tian: A Case Study on Compiler Optimizations for the Intel® CoreTM 2 Duo Processor. 571-591
- Harmen L. A. van der Spek, Sven Groot, Erwin M. Bakker, Harry A. G. Wijshoff: A Compile/Run-time Environment for the Automatic Transformation of Linked List Data Structures. 592-623
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-06-18T211851 by the dblp team