Volume 21, Number 1-2, November 1996
Volume 21, Number 3, December 1996
Last update Sat May 18 20:36:07 2013
CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page
- Alexandre Yakovlev, Albert Koelmans, Alexei L. Semenov, D. J. Kinniment:
Modelling, analysis and synthesis of asynchronous control circuits using Petri nets.
- Tetsushi Koide, Masahiro Tsuchiya, Shin'ichi Wakabayashi, Noriyoshi Yoshida:
A three-layer over-the-cell multi-channel router for a new cell model.
- Asad A. Ismaeel, Muhammad K. Dhodhi, Rajan Mathew:
Assignment and allocation of highly testable data paths under scan optimization.
- Dimitris Gizopoulos, Dimitris Nikolos, Antonis M. Paschalis:
Testing CMOS combinational iterative logic arrays for realistic faults.