Volume 7, Number 1, January 2002
- Amit Chowdhary, John P. Hayes:
General technology mapping for field-programmable gate arrays based on lookup tables.
1-32
- Maria K. Michael, Spyros Tragoudas:
ATPG tools for delay faults at the functional level.
33-57
- Roman L. Lysecky, Frank Vahid:
Prefetching for improved bus wrapper performance in cores.
58-90
- Shantanu Dutt, Wenyong Deng:
Cluster-aware iterative improvement techniques for partitioning large VLSI circuits.
91-121
- Laurence Goodby, Alex Orailoglu, Paul M. Chau:
Microarchitectural synthesis of performance-constrained, low-power VLSI designs.
122-136
- Luís Guerra e Silva, João P. Marques Silva, Luis Miguel Silveira, Karem A. Sakallah:
Satisfiability models and algorithms for circuit delay computation.
137-158
- Alain Darte, Robert Schreiber, B. Ramakrishna Rau, Frédéric Vivien:
Constructing and exploiting linear schedules with prescribed parallelism.
159-172
- Ashok Jagannathan, Sung-Woo Hur, John Lillis:
A fast algorithm for context-aware buffer insertion.
173-188
- Ranga Vemuri, Srinivas Katkoori, Meenakshi Kaul, Jay Roy:
An efficient register optimization algorithm for high-level synthesis from hierarchical behavioral specifications.
189-216
- Shi-Zheng Eric Lin, Chieh Changfan, Yu-Chin Hsu, Fur-Shing Tsai:
Optimal time borrowing analysis and timing budgeting optimization for latch-based designs.
217-230
Volume 7, Number 2, April 2002
- Parthasarathi Dasgupta, Peichen Pan, Subhas C. Nandy, Bhargab B. Bhattacharya:
Monotone bipartitioning problem in a planar point set with applications to VLSI.
231-248
- Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza Reorda, Giovanni Squillero:
Initializability analysis of synchronous sequential circuits.
249-264
- Ki-Wook Kim, Taewhan Kim, TingTing Hwang, Sung-Mo Kang, C. L. Liu:
Logic transformation for low-power synthesis.
265-283
- Russell Tessier:
Fast placement approaches for FPGAs.
284-305
- Min Zhao, Sachin S. Sapatnekar:
Technology mapping algorithms for domino logic.
306-335
- Guido Araujo, Guilherme Ottoni, Marcelo Silva Cintra:
Global array reference allocation.
336-357
Volume 7, Number 3, July 2002
Volume 7, Number 4, October 2002
- Majid Sarrafzadeh, Rajeev Jayaraman:
Guest editorial.
499-500
- Navin Vemuri, Priyank Kalla, Russell Tessier:
BDD-based logic synthesis for LUT-based FPGAs.
501-525
- Hongbing Fan, Jiping Liu, Yu-Liang Wu, C. K. Wong:
Reduction design for generic universal switch blocks.
526-546
- Andreas Dandalis, Viktor K. Prasanna:
Run-time performance optimization of an FPGA-based deduction engine for SAT solvers.
547-562
- Haibo Wang, Sarma B. K. Vrudhula:
Behavioral synthesis of field programmable analog array circuits.
563-604
- Ryan Kastner, Adam Kaplan, Seda Ogrenci Memik, Elaheh Bozorgzadeh:
Instruction generation for hybrid reconfigurable systems.
605-627
- Guang-Ming Wu, Jai-Ming Lin, Yao-Wen Chang:
Performance-driven placement for dynamically reconfigurable FPGAs.
628-642
- Amit Singh, Ganapathy Parthasarathy, Malgorzata Marek-Sadowska:
Efficient circuit clustering for area and power reduction in FPGAs.
643-663
- Shantanu Dutt, Vinay Verma, Hasan Arslan:
A search-based bump-and-refit approach to incremental routing for ECO applications in FPGAs.
664-693
Last update Thu May 23 19:41:05 2013
CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
