The Journal of VLSI Signal Processing, Volume 2

Volume 2, Number 1, September 1990

• Earl E. Swartzlander Jr.:
  Editorial. 5
  
• Tom Kean, John Gray:
  Configurable hardware: Two case studies of micro-grain computation. 9-16
  
• Luigi Dadda:
  A polyphase architecture for serial-input convolvers. 17-27
  
• Paul S. Lewis:
  Systolic architectures for adaptive multichannel least squares lattice filters. 29-36
  
• F. M. F. Gaston, George W. Irwin, J. G. McWhirter:
  Systolic square root covariance Kalman filtering. 37-49
  
• Stuart Lawson, Steve Summerfield:
  The design of wave digital filters using fully pipelined bit-level systolic arrays. 7
  

Volume 2, Number 2, October 1990

• John A. Graniero, Claud N. Bain:
  Introduction. 67
  
• Daniel J. Dechant:
  The Advanced Onboard Signal Processor (AOSP). 69-78
  
• M. J. Little, R. David Etchells, Jan Grinberg, S. P. Laub, J. G. Nash, M. W. Yung:
  The 3-D Computer. 79-87
  
• M. J. Iacoponi:
  The Advanced Architecture On-board Processor signal processing testbed. 89-101
  
• G. Melcher, G. Thomas, D. Kaplan:
  The Navy's new standard digital signal processor, the AN/UYS-2. 103-109
  
• Earl E. Swartzlander Jr.:
  Generic signal processor implementation with VHSIC. 111-116
  
• J. B. Clary:
  Signal processing architecture assessment. 117-121
  

Volume 2, Number 3, November 1990

• Graham A. Jullien, Subir Bandyopadhyay, William C. Miller, M. Taheri:
  A low-overhead scheme for testing a bit-level finite ring systolic array. 131-137
  
• Mark R. Greenstreet, Kenneth Steiglitz:
  Bubbles can make self-timed pipelines fast. 139-148
  
• M. Yan, John V. McCanny:
  A bit-level systolic architecture for implementing a VQ tree search. 149-158
  
• Thomas L. Wernimont, David K. Hwang, W. Kent Fuchs:
  CSP-based object-oriented description and simulation of a reconfigurable adaptive beamforming architecture using the OODRA workbench. 159-172
  
• Sy-Yen Kuo, Kuochen Wang:
  Fault diagnosis in reconfigurable VLSI and WSI processor arrays. 173-187
  

Volume 2, Number 4, May 1991

• Virginio Cantoni, V. Gesu, Marco Ferretti, Stefano Levialdi, Roberto M. Negrini, Renato Stefanelli:
  The PAPIA system. 195-217
  
• Richard C. North, Walter H. Ku:
  beta-bit serial/parallel multipliers. 219-233
  
• Wayne P. Burleson, Louis L. Scharf:
  A VLSI design methodology for distributed arithmetic. 235-252
  
• Vijay K. Jain, David L. Landis, David C. Keezer, K. T. Wilson, D. Whittaker:
  Wafer Scale Integration: A university perspective. 253-269
  
• R. M. Lea:
  WASP: A WSI Associative String Processor. 271-285
  
• Marios D. Dikaiakos, Kenneth Steiglitz:
  Comparison of tree and straight-line clocking for long systolic arrays. 287-299
  
• Ron Bourassa, Tim Coffman, Joe Brewer:
  Ultra large scale static rams. 301-311
  
• Poras T. Balsara, Mary Jane Irwin:
  Image processing on a memory array architecture. 313-324