| 2012 | ||
|---|---|---|
| c11 | Youngsoo Kim, Winser E. Alexander, William W. Edmonson: A Dataflow Framework for DSP Algorithm Refinement. ISVLSI 2012: 1-2 | |
| 2007 | ||
| c10 | William W. Edmonson, Senanu Ocloo, Cranos Williams, Winser E. Alexander: The Use of Interval Methods in Signal Processing and Control for Systems Biology. FOCI 2007: 136-142 | |
| 2006 | ||
| c9 | Ruchir Gupte, William W. Edmonson, Senanu Ocloo, Winser E. Alexander: Pipelined ALU for Signal Processing to Implement Interval Arithmetic. SiPS 2006: 95-100 | |
| 2003 | ||
| c8 | An-Te Deng, Winser E. Alexander: Dual clock rate block data parallel architecture. ISCAS (4) 2003: 532-535 | |
| 2002 | ||
| c7 | Ji H. Lee, Sung H. Yoon, Winser E. Alexander: Region-based scalable coding for video communications. VCIP 2002: 363-373 | |
| 2001 | ||
| c6 | Sung H. Yoon, Ji H. Lee, Winser E. Alexander: Scalable image coding for interactive image communication over networks. VCIP 2001: 553-561 | |
| 2000 | ||
| j5 | Winser E. Alexander, Douglas S. Reeves, Clay S. Gloster Jr.: Parallel image processin gwith the block data paralel architecture. IBM Journal of Research and Development 44(5): 681-702 (2000) | |
| 1998 | ||
| j4 | Sung H. Yoon, Jung H. Kim, Winser E. Alexander, Seong M. Park, Kwang H. Sohn: An optimum solution for scale-invariant object recognition based on the multiresolution approximation. Pattern Recognition 31(7): 889-908 (1998) | |
| j3 | Kwanghoon Sohn, Jung H. Kim, Winser E. Alexander: A mean field annealing approach to robust corner detection. IEEE Transactions on Systems, Man, and Cybernetics, Part B 28(1): 82-90 (1998) | |
| 1996 | ||
| c5 | Sonetra Howard, Winser E. Alexander: Real-Time Implementation of the Kalman Filter Using the Block Data Parallel Architecture. PDPTA 1996: 100-108 | |
| c4 | Vincent C. Wilburn, Sonetra Howard, Winser E. Alexander: Matrix Inversion on a Scalable Distributed Memory Parallel Architectur. PDPTA 1996: 945-948 | |
| 1994 | ||
| c3 | Kenneth N. Ellis, Winser E. Alexander: Block Data Processing Using Commercial Processors. ICPP (1) 1994: 232-235 | |
| c2 | Sean Alexandre, Winser E. Alexander, Douglas S. Reeves: A Programmable Simulator for Analyzing the Block Data Flow Architecture. MASCOTS 1994: 399-400 | |
| 1992 | ||
| j2 | Alvernon Walker, Winser E. Alexander, Parag K. Lala: Fault Diagnosis in Analog Circuits Using Element Modulation. IEEE Design & Test of Computers 9(1): 19-29 (1992) | |
| c1 | Hongyu Xu, Winser E. Alexander: Parallel inverse QR decomposition. ACM Southeast Regional Conference 1992: 85-92 | |
| 1987 | ||
| j1 | Jung H. Kim, Winser E. Alexander: A Multiprocessor Architecture for Two-Dimensional Digital Filters. IEEE Trans. Computers 36(7): 876-884 (1987) | |
Colors in the list of coauthors
Last update Tue May 21 21:56:40 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page