| 2012 | ||
|---|---|---|
| j3 | Eduardo Henrique Molina da Cruz, Marco Antonio Zanata Alves, Alexandre Carissimi, Philippe Olivier Alexandre Navaux, Christiane Pousa Ribeiro, Jean-François Méhaut: Memory-aware Thread and Data Mapping for Hierarchical Multi-core Platforms. IJNC 2(1): 97-116 (2012) | |
| c7 | Marco Antonio Zanata Alves, Khubaib, Eiman Ebrahimi, Veynu Narasiman, Carlos Villavieja, Philippe Olivier Alexandre Navaux, Yale N. Patt: Energy Savings via Dead Sub-Block Prediction. SBAC-PAD 2012: 51-58 | |
| 2011 | ||
| j2 | Mateus B. Rutzig, Antonio Carlos Schneider Beck, Felipe Lopes Madruga, Marco Antonio Zanata Alves, Henrique C. Freitas, Nicolas Maillard, Philippe Olivier Alexandre Navaux, Luigi Carro: Boosting Parallel Applications Performance on Applying DIM Technique in a Multiprocessing Environment. Int. J. Reconfig. Comp. 2011 (2011) | |
| j1 | Marco Antonio Zanata Alves, Henrique C. Freitas, Philippe Olivier Alexandre Navaux: High Latency and Contention on Shared L2-Cache for Many-Core Architectures. Parallel Processing Letters 21(1): 85-106 (2011) | |
| c6 | Eduardo Henrique Molina da Cruz, Marco Antonio Zanata Alves, Alexandre Carissimi, Philippe Olivier Alexandre Navaux, Christiane Pousa Ribeiro, Jean-François Méhaut: Using Memory Access Traces to Map Threads and Data on Hierarchical Multi-core Platforms. IPDPS Workshops 2011: 551-558 | |
| 2010 | ||
| c5 | Matthias Diener, Felipe Lopes Madruga, Eduardo Rocha Rodrigues, Marco Antonio Zanata Alves, Joerg Schneider, Philippe Olivier Alexandre Navaux, Hans-Ulrich Heiss: Evaluating Thread Placement Based on Memory Access Patterns for Multi-core Processors. HPCC 2010: 491-496 | |
| c4 | Mateus B. Rutzig, Felipe Lopes Madruga, Marco Antonio Zanata Alves, Henrique Cota de Freitas, Antonio Carlos Schneider Beck, Nicolas Maillard, Philippe Olivier Alexandre Navaux, Luigi Carro: TLP and ILP exploitation through a reconfigurable multiprocessor system. IPDPS Workshops 2010: 1-8 | |
| c3 | Henrique Cota de Freitas, Lucas Mello Schnorr, Marco Antonio Zanata Alves, Philippe Olivier Alexandre Navaux: Impact of Parallel Workloads on NoC Architecture Design. PDP 2010: 551-555 | |
| 2009 | ||
| c2 | Henrique C. Freitas, Felipe Lopes Madruga, Marco Antonio Zanata Alves, Philippe Olivier Alexandre Navaux: Design of Interleaved Multithreading for Network Processors on Chip. ISCAS 2009: 2213-2216 | |
| c1 | Henrique C. Freitas, Marco Antonio Zanata Alves, Lucas Mello Schnorr, Philippe Olivier Alexandre Navaux: Performance Evaluation of NoC Architectures for Parallel Workloads. NOCS 2009: 87 | |
Data released under the ODC-BY 1.0 license — See also our legal information page